Advertisement

A Survey on On-Chip ESD Protection in CMOS Technology

  • Lukram Dhanachandra Singh
  • Preetisudha MeherEmail author
Conference paper
Part of the Advances in Intelligent Systems and Computing book series (AISC, volume 862)

Abstract

Nowadays, electrostatic discharge (ESD) protection is an important part of the fast I/O applications. In recent years, the number of ESD damages to ICs has considerably increased because of huge energy dissipation in an exceptionally small time in terms of the nanosecond. As the number of damages increase, the proposal of methods and designs for ESD protection by researchers has been increased subsequently. As this research area is undeveloped and still unexplored deeply, with this paper we intend to present a prearranged and broad outline of the study on ESD protection in Complementary Metal–Oxide–Semiconductor technology. This paper’s surveys present a review on on-chip ESD protection designed in favor of the applications of high-speed I/O using CMOS technology. The solutions to overcome different issues caused due to ESD are also discussed for on-chip ESD protection in Complementary Metal–Oxide–Semiconductor technology.

Keywords

Electrostatic discharge (ESD) ESD protection circuits CMOS Silicon-controlled rectifier (SCR) High-speed I/O 

References

  1. 1.
    M.D. Ker, C.Y. Chang, ESD protection design for CMOS RF integrated circuits using polysilicon diodes. J. Microelectron. Rel. 42(6), 863–872 (2002)CrossRefGoogle Scholar
  2. 2.
    M.D. Ker, K.C. Hsu, Overview of on-chip electrostatic discharge protection design with SCR-based devices in CMOS integrated circuits. IEEE Trans. Device Mat. Rel. 5(2), 235–249 (2005)CrossRefGoogle Scholar
  3. 3.
    M. Mergens et al., Diode-triggered SCR (DTSCR) for RF-ESD protection of BiCMOS SiGe HBTs and CMOS ultra-thin gate oxides, in IEDM (2003), p. 515Google Scholar
  4. 4.
    M. Mergens et al., Active-source-pump (ASP) technique for ESD design window expansion and ultra-thin gate oxide protection in sub-90 nm technologies, in CICC (2004), p. 251Google Scholar
  5. 5.
    M. Mergens et al., ESD protection circuit design for ultra-sensitive IO applications in advanced sub-90 nm CMOS technologies, in Proceeding of IEEE International Symposium Circuits Systems (2005), pp. 1194–1197Google Scholar
  6. 6.
    R. Sun, Z. Wang, M. Klebanov, W. Liang, J. Liou, D. Liu, Silicon-controlled rectifier for electrostatic discharge protection solutions with minimal snapback and reduced overshoot voltage. IEEE Electron Device Lett. 36(5), 424–426 (2015)CrossRefGoogle Scholar
  7. 7.
    J.T. Chen, C.Y. Lin, R.K. Chang, M.D. Ker, T.C. Tzeng, T.C. Lin, ESD protection design for high-speed applications in CMOS technology, in Proceeding of International Midwest Symposium Circuits Systems (2016), pp. 1–4Google Scholar
  8. 8.
    C.Y. Lin, L.W. Chu, M.D. Ker, T.H. Lu, P.F. Hung, H.C. Li, Self-matched ESD cell in CMOS technology for 60-GHz broadband RF applications, in Proceeding of IEEE Radio Frequency Integrated Circuits Symposium (2010), pp. 573–576Google Scholar
  9. 9.
    Q. Cui, J.A. Salcedo, S. Parthasarathy, Y. Zhou, J.J. Liou, J.J. Hajjar, High-robustness and low-capacitance silicon-controlled rectifier for high-speed I/O ESD protection. IEEE Electron Device Lett. 34(2), 178–180 (2013)CrossRefGoogle Scholar
  10. 10.
    A. Dong et al., ESD protection structure with reduced capacitance and overshoot voltage for high speed interface applications. Microelectron. Rel. 79, 201–205 (2017)CrossRefGoogle Scholar

Copyright information

© Springer Nature Singapore Pte Ltd. 2019

Authors and Affiliations

  1. 1.Department of ECENIT ManipurImphalIndia
  2. 2.Department of Electronics and Communication EngineeringNational Institute of Technology, Arunachal PradeshYupiaIndia

Personalised recommendations