Development of Fast Readout System for Counting-Type SOI Detector ‘CNPIX’
Conference paper
First Online:
Abstract
We are developing a data readout system for a new photon-counting type SOI detector ‘CNPIX’. CNPIX detector will contain ~100 k hexagonal pixels and frame rates more than 1 kHz is demanded to observe dynamic structure of the samples. We adopt KC705 evaluation board equipped with Kintex-7 FPGA, DDR3 memory, and Gigabit Ethernet interface as the base of our new system to meet this demand. The CNPIX detector signals are connected through FPGA mezzanine card interface.
Keywords
SOI Photon-Counting Pixel detectorNotes
Acknowledgement
This study is supported in part by JSPS KAKENHI Grant Number 25109008, and this study is performed as a part of the SOIPIX group [3] research activity.
References
- 1.Ballabriga, R., et al.: The Medipix3RX: a high resolution, zero dead-time pixel detector readout chip allowing spectroscopic imaging. JINST 8 (2013) (C02016, IOP)Google Scholar
- 2.Arai, Y., et al.: Development of SOI pixel process technology. Nucl. Instrum. Methods Phys. Res. A 636, S31–36 (2011)Google Scholar
- 3.KEK Detector Technology Project SOI Pixel Detector R&D, SOI Pixel Detector R&D. http://rd.kek.jp/project/soi. Accessed 26 June 2017
- 4.Uchida, T.: Hardware-based TCP processor for gigabit ethernet. IEEE Trans. Nucl. Sci. 55(3), 1631–1637 (2008)Google Scholar
- 5.Nishimura, R., et al.: DAQ Development for silicon-on-insulator pixel detectors. In: Proceedings of International Workshop on SOI Pixel Detector (SOIPIX2015) (2015). arXiv:1507.04946
- 6.Xilinx Inc.: KC705 evaluation board for the Kintex-7 FPGA user guide. In: Xilinx Documents UG810 (v1.7). Xilinx (2016)Google Scholar
- 7.Nishimura, R., et al.: Development of high-speed X-ray imaging system for SOI pixel detector. In: Proceedings of the 20th International Workshop on Advanced Image Technology 2017 (IWAIT 2017)Google Scholar
Copyright information
© Springer Nature Singapore Pte Ltd. 2018