Advertisement

Design and Evaluation of N-Module Reconfigurable Systems

  • Kunal Yogeshkumar ParikhEmail author
  • J. Manikandan
  • V. K. Agrawal
Conference paper
Part of the Advances in Intelligent Systems and Computing book series (AISC, volume 243)

Abstract

Reconfigurable system is defined as the ability of a single system to get reconfigured to perform multiple applications. Reconfigurable systems are intended to reduce the hardware resources required for a system, power dissipation, and overall cost of the system. Static random access memory (SRAM)-based field-programmable gate arrays (FPGAs) are the best choice for designing reconfigurable systems. In this paper, different approaches of designing a reconfigurable system on Virtex-5 FPGA are discussed. In order to assess the significance of reconfigurable systems, three sets of N-module reconfigurable system are proposed and their performance results are reported in this paper.

Keywords

Reconfigurable systems Reconfigurable computing FPGAs 

References

  1. 1.
    Lie, W., Feng Yan, W.: Dynamic partial reconfiguration in FPGAs. Third International Symposium on Intelligent Information Technology Application IEEE (2009)Google Scholar
  2. 2.
    Becker, J., Hubner, M., Hettich, G., Constapel, R., Eisenmann, J., Luka, J.: Dynamic and partial FPGA exploitation. Proc. IEEE 95(2), 438–452 (2007)CrossRefGoogle Scholar
  3. 3.
    EDK MicroBlaze Tutorial from Xilinx Inc., Version 2.0, 9/2003Google Scholar
  4. 4.
    Partial Reconfiguration of a Processor Peripheral Tutorial: PlanAhead Design Tool from Xilinx Inc. UG744, Version 14.1, Apr 2012Google Scholar
  5. 5.
    Virtex-5 FPGA Data Sheet Product Specification from Xilinx Inc., DS202, Version 5.3, May 2010Google Scholar
  6. 6.
    ML505/ML506/ML507 Evaluation Platform User Guide from Xilinx Inc., UG347, Version 3.1.2, May 2011Google Scholar
  7. 7.
    David Dye, White Paper: Partial Reconfiguration of Xilinx FPGAs Using ISE Design Suite, WP374, Version 1.2, 30 May 2012Google Scholar
  8. 8.
    EDK Concepts Tools and Techniques from Xilinx Inc., UG683, Version 13.2, July 2011Google Scholar
  9. 9.
    Partial Reconfiguration User Guide from Xilinx Inc., UG702, Version 14.2, July 2012Google Scholar

Copyright information

© Springer India 2014

Authors and Affiliations

  • Kunal Yogeshkumar Parikh
    • 1
    Email author
  • J. Manikandan
    • 1
  • V. K. Agrawal
    • 1
  1. 1.Crucible of Research and InnovationPES Institute of TechnologyBangaloreIndia

Personalised recommendations