Switch Level Fault Emulation
The switch level is an abstraction level between the gate level and the electrical level, offers many advantages. Switch level simulators can reliably model many important phenomena in CMOS circuits, such as bi-directional signal propagation, charge sharing and variations in driving strength. However, the fault simulation of switch level models is more time-consuming than gate level models. This paper presents a method for fast fault emulation of switch level circuits using FPGA chips. In this method, gates model switch level circuits and we can emulate mixed gate-switch level models. By the use of this method, FPGA chips can be used to accelerate the fault injection campaigns into switch level models.
Unable to display preview. Download preview PDF.
- 2.Walters, S.: Computer-aided prototyping for ASIC-based system. IEEE Design Test Comput., 4–10 ( June 1991)Google Scholar
- 3.Khan, U.R., Owen, H.L., Hughes, J.L.: FPGA Architecture for ASIC Hardware Emulator. In: Proc. 6, IEEE ASIC Conference, p. 336 (1993)Google Scholar
- 5.Dahlgren, P., Liden, P.: Efficient Modeling of Switch-Level Networks Containing Undetermined Logic Node States. In: Proc. IEEE/ACM Int. Conf. on CAD, pp. 746–752 (1993)Google Scholar
- 7.Abramovici, M., Breuer, M.A., Friedman, A.D.: Digital Systems Testing and Testable Design. IEEE Press, Los Alamitos (1995) (revised edition)Google Scholar
- 8.Verilog Hardware Descriptor Language Reference Manual (LRM) DRAFT. IEEE 1364 (April 1995)Google Scholar