An Algorithm Designer’s Workbench for Platform FPGAs

  • Sumit Mohanty
  • Viktor K. Prasanna
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 2778)


Growing gate density, availability of embedded multipliers and memory, and integration of traditional processors are some of the key advantages of Platform FPGAs. Such FPGAs are attractive for implementing compute intensive signal processing kernels used in wired as well as wireless mobile devices. However, algorithm design using Platform FPGAs, with energy dissipation as an additional performance metric for mobile devices, poses significant challenges. In this paper, we propose an algorithm designer’s workbench that addresses the above issues. The workbench supports formal modeling of the signal processing kernels, evaluation of latency, energy, and area of a design, and performance tradeoff analysis to facilitate optimization. The workbench includes a high-level estimator for rapid performance estimation and widely used low-level simulators for detailed simulation. Features include a confidence interval based technique for accurate power estimation and facility to store algorithm designs as library of models for reuse. We demonstrate the use of the workbench through design of matrix multiplication algorithm for Xilinx Virtex-II Pro.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    Cai, L., Olivarez, M., Kritzinger, P., Gajski, D.: C/C++ Based System Design Flow Using SpecC, VCC, and SystemC. Tech. Report 02-30, UC, Irvine (June 2002)Google Scholar
  2. 2.
    The Handel-C language,
  3. 3.
    Choi, S., Jang, J., Mohanty, S., Prasanna, V.K.: Domain-Specific Modeling for Rapid System-Wide Energy Estimation of Reconfigurable Architectures. In: Engineering of Reconfigurable Systems and Algorithms (2002)Google Scholar
  4. 4.
    Generic Modeling Environment,
  5. 5.
    Jang, J., Choi, S., Prasanna, V.K.: Energy-Efficient Matrix Multiplication on FPGAs. In: Glesner, M., Zipf, P., Renovell, M. (eds.) FPL 2002. LNCS, vol. 2438, p. 534. Springer, Heidelberg (2002)CrossRefGoogle Scholar
  6. 6.
    Mentor Graphics FPGA Advantage,
  7. 7.
    McGregor, G., Robinson, D., Lysaght, P.: A hardware/Software co-design environment for reconfigurable logic systems. In: Hartenstein, R.W., Keevallik, A. (eds.) FPL 1998. LNCS, vol. 1482, pp. 258–267. Springer, Heidelberg (1998)CrossRefGoogle Scholar
  8. 8.
    Model-based Integrated Simulation,
  9. 9.
    Mohanty, S., Choi, S., Jang, J., Prasanna, V.K.: A Model-based Methodology for Application Specific Energy Efficient Data Path Design using FPGAs. In: Conference on Application-Specific Systems, Architectures and Processors (2002)Google Scholar
  10. 10.
    Prasanna, V.K., Tsai, Y.: On Synthesizing Optimal Family of Linear Systolic Arrays for Matrix Multiplication. IEEE Tran. on Computers 40(6) (1991)Google Scholar
  11. 11.
    Srivastava, N., Trahan, J., Vaidyanathan, R., Rai, S.: Adaptive Image Filtering using Run-Time Reconfiguration. In: Reconfigurable Architectures Workshop (2003)Google Scholar
  12. 12.
  13. 13.
    Xilinx Virtex-II Pro and Xilinx Embedded Development Kit (EDK),

Copyright information

© Springer-Verlag Berlin Heidelberg 2003

Authors and Affiliations

  • Sumit Mohanty
    • 1
  • Viktor K. Prasanna
    • 1
  1. 1.Electrical Engineering SystemsUniversity of Southern CaliforniaUSA

Personalised recommendations