Synthesizing on a Reconfigurable Chip an Autonomous Robot Image Processing System

  • Jose Antonio Boluda
  • Fernando Pardo
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 2778)


This paper deals with the implementation, in a high density reconfigurable device, of an entire log-polar image processing system. The log-polar vision reduces the amount of data to be stored and processed, simplifying several vision algorithms and making it possible the implementation of a complete processing system on a single chip. This image processing system is specially appropriated for autonomous robotic navigation, since these platforms have typically power consumption, size and weight restrictions. Furthermore, the image processing algorithms involved are time consuming and many times they have also real-time restrictions. A reconfigurable approach on a single chip combines hardware performance and software flexibility and appears as specially suited to autonomous robotic navigation. The implementation of log-polar image processing algorithms as a pipeline of differential processing stages is a feasible approach, since the chip incorporates RAM memory enough for storing several full log-polar images as intermediate computations. Two different algorithms have been synthesized into the reconfigurable device showing the chip capabilities.


Clock Cycle Temporal Derivative Image Processing Algorithm Image Processing System Motion Detection Algorithm 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    Bernardino, A., Santos-Victor, J.: Vergence Control for Robotic Heads using Log-polar Images. In: IEEE/RSJ Int. Conf. on Intelligent Robots and Systems, IROS 1996, Osaka, Japan (1996)Google Scholar
  2. 2.
    Capurro, C., Panerai, F., Sandini, G.: Dynamic Vergence using Log-polar Images. International Journal of Computer Vision 24(1), 79–94 (1997)CrossRefGoogle Scholar
  3. 3.
    Daniilidis, K.: Attentive Visual Motion Processing: Computations in the Log-polar Plane. Computing 11, 1–20 (1996)Google Scholar
  4. 4.
    Ferrari, F., Nielsen, J., Questa, P., Sandini, G.: Space Variant Imaging. Sensor Review 15(2), 17–20 (1995)CrossRefGoogle Scholar
  5. 5.
    Pardo, F., Dierickx, B., Scheffer, D.: Space-Variant Non-Orthogonal Structure CMOS Image Sensor Design. IEEE Journal of Solid State Circuits 33(6), 842–849 (1998)CrossRefGoogle Scholar
  6. 6.
    Chen, W.G., Nandhakumar, N.: A Simple Scheme for Motion Boundary Detection. In: Proceedings of the IEEE Intl. Conf. on Systems, Man and Cybernetics (1994)Google Scholar
  7. 7.
    Boluda, J.A., Domingo, J., Pardo, F., Pelechano, J.: Detecting Motion Independent of the Camera Movement through a Log-polar Differential Approach. In: Sommer, G., Daniilidis, K., Pauli, J. (eds.) CAIP 1997. LNCS, vol. 1296, pp. 702–710. Springer, Heidelberg (1997)CrossRefGoogle Scholar
  8. 8.
    Boluda, J.A., Domingo, J.: On the Advantages of Combining Differential Algorithms and Log-polar Vision for Detection of Self-motion from a Mobile Robot. Robotics and Autonomous Systems 37(4), 283–296 (2001)CrossRefGoogle Scholar
  9. 9.
    Tistarelli, M., Sandini, G.: On the Advantages of Polar and Log-polar Mapping for Direct Estimation of Time-to-impact from Optical Flow. IEEE Trans. on Pattern Analysis and Machine Intelligence 15(4), 401–410 (1993)CrossRefGoogle Scholar
  10. 10.
    Pardo, F., Boluda, J.A., Coma, I., Mico, F.: High Speed Log-polar Time to Crash Calculation for Mobile Vehicles. Image Processing and Communications 8(2), 23–32 (2002)Google Scholar
  11. 11.
    Buell, D., Arnold, J., Kleinfelder, W.: Splash2: FPGAs in a Custom Computing Machine. IEEE Computer Society Press, Los Alamitos (1996)Google Scholar
  12. 12.
    Demigny, D., Kessal, L., Bourguiba, R., Boudouani, N.: How to Use High Speed Reconfigurable FPGA for Real Time Image Processing. In: Proceedings of the 5th IEEE International Workshop on Computer Architecture for Machine perception, pp. 240–246 (2000)Google Scholar
  13. 13.
    Fross, B., Donaldson, R., Palmer, D.: PCI-Based WILDFIRE Reconfigurable Computing Engines, In High-Speed Computing, Digital Signal Processing, and Filtering using Reconfigurable Logic. In: Proceedings of the SPIE, vol. 2914, pp. 170–179 (1996)Google Scholar
  14. 14.
    Arias-Estrada, M., Rodriguez-Palacio, E.: An FPGA Co-processor for Real-Time Visual Tracking. In 12th International Conference on Field-Programmable Logic and Applications. In: Glesner, M., Zipf, P., Renovell, M. (eds.) FPL 2002. LNCS, vol. 2438, pp. 710–710. Springer, Heidelberg (2002)CrossRefGoogle Scholar
  15. 15.
    Boluda, J.A., Pardo, F.: A Reconfigurable Architecture for Autonomous Visual Navigation. Machine Vision and Applications 13(5), 322–331 (2003)CrossRefGoogle Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2003

Authors and Affiliations

  • Jose Antonio Boluda
    • 1
  • Fernando Pardo
    • 1
  1. 1.Departament d’InformàticaUniversitat de ValènciaBurjassotSpain

Personalised recommendations