An Implementation Comparison of an IDEA Encryption Cryptosystem on Two General-Purpose Reconfigurable Computers

  • Allen Michalski
  • Kris Gaj
  • Tarek El-Ghazawi
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 2778)


The combination of traditional microprocessors and Field Programmable Gate Arrays (FPGAs) is developing as a future platform for intensive computational computing, combining the best aspects of traditional microprocessor front-end development with the reconfigurability of FPGAs for computation-intensive problems. Several prototype PC-FPGA machines have demonstrated significant speedups compared to standalone PC workstations for computationally intensive problems. Cryptographic applications are a clear candidate for this type of platform, due to their computational intensity and long operand lengths. In this paper, we demonstrate an efficient implementation of IDEA encryption, using two of the leading reconfigurable computers available, SRC Computers’ SRC-6E and Star Bridge Systems’ HC-36. We compare the hardware architecture and programming model of these reconfigurable computers, and the implementation of a common IDEA encryption architecture in both platforms. Detailed analyses of FPGA resource utilization for both systems, data transfer and reconfiguration overheads for the SRC system, and a comparison between SRC and a public domain software implementation are given in the paper.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    Singleterry, R., Sobieszczanski-Sobieski, J., Brown, S.: Field-Programmable Gate Array Computer in Structural Analysis: An Initial Exploration, available at
  2. 2.
    Parnell, K., Mehta, N.: Programmable Logic Design Quick Start Handbook, available at
  3. 3.
    SRC Inc., Web Page
  4. 4.
    Star Bridge Systems Web Page,
  5. 5.
    Lai, X., Massey, J.: A Proposal for a New Block Encryption Standard. In: Damgård, I.B. (ed.) EUROCRYPT 1990. LNCS, vol. 473, pp. 389–404. Springer, Heidelberg (1991)CrossRefGoogle Scholar
  6. 6.
    Stallings, W.: Cryptography and Network Security: Principles and Practice, 2nd edn., pp. 102–109, 128 (1999)Google Scholar
  7. 7.
    Parhami, B.: Computer Arithmetic Algorithms and Hardware Designs, pp. 191–192 (2000)Google Scholar
  8. 8.
    Dai, W.: Crypto++ v. 5 ( September 2002),
  9. 9.
    VIVA User’s Guide, Version 2.2Google Scholar
  10. 10.
    The SRC-6E C Programming Environment Guide, v1.2 (2003), available from SRC Computers Google Scholar
  11. 11.
    The SRC-6E MAP Hardware Guide (2003), available from SRC Computers Google Scholar
  12. 12.
    Reconfigurable, Inherently Parallel. Hypercomputing, PowerPoint presentation (2002), available from Star Bridge SystemsGoogle Scholar
  13. 13.
    Fidanci, O.D., Diab, H., El-Ghazawi, T., Gaj, K., Alexandridis, N.: Implementation tradeoffs of Triple DES in the SRC-6e Reconfigurable Computing Environment. In: 2002 MAPLD International Conference (September 2002)Google Scholar
  14. 14.
    Fidanci, O.D., Poznanovic, D., Gaj, K., El-Ghazawi, T., Alexandridis, N.: Performance and Overhead in a Hybrid Reconfigurable Computer. In: Reconfigurable Architecture Workshop, RAW 2003 (April 2003)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2003

Authors and Affiliations

  • Allen Michalski
    • 1
  • Kris Gaj
    • 1
  • Tarek El-Ghazawi
    • 2
  1. 1.ECE DepartmentGeorge Mason UniversityFairfaxUSA
  2. 2.ECE DepartmentThe George Washington UniversityWashington, DCUSA

Personalised recommendations