Advertisement

Domain-Specific Reconfigurable Array for Distributed Arithmetic

  • Sami Khawam
  • Tughrul Arslan
  • Fred Westall
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 2778)

Abstract

Distributed Arithmetic techniques are widely used to implement Sum-of-Products computations such as calculations found in multimedia applications like FIR filtering and Discrete Cosine Transform. This paper presents a flexible, low-power and high throughput array for implementing distributed arithmetic computations. Flexibility is achieved by using an array of elements arranged in an interconnect mesh similar to those employed in conventional FPGA architectures. We provide results which demonstrate a significant reduction in power consumption in addition to improvements in timing and area over standard FPGA architectures.

Keywords

Embedded reconfigurable array programmable distributed arithmetic FPGA domain specific low-power 

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    Khawam, S., Arslan, T., Westall, F.: Embedded reconfigurable array targeting motion estimation applications. In: 2003 IEEE International Symposium on Circuits and Systems, ISCAS 2003 (2003)Google Scholar
  2. 2.
    White, S.A.: Applications of distributed arithmetic to digital signal processing: a tutorial review. ASSP Magazine, IEEE 6(3), 4–19 (1989)CrossRefGoogle Scholar
  3. 3.
    Abnous, A., Rabaey, J.M.: Ultra-low-power domain-specific multimedia processors. In: IEEE VLSI Signal Processing (1996)Google Scholar
  4. 4.
    Cronquist, D.C., Franklin, P., Fisher, C., Figueroa, M., Ebeling, C.: Architecture Design of Reconfigurable Pipelined Datapaths. In: 20th Anniversary Confe. On Advanced Research in VLSI (1999)Google Scholar
  5. 5.
    Burleson, W., Jain, P., Venkatraman, S.: Dynamically parameterized architectures for power-aware video coding: motion estimation and DCT. In: 2nd International Workshop on DVC, pp. 4–12 (2001)Google Scholar
  6. 6.
    Sungwook, Y., Swartzlander Jr., E.E.: DCT implementation with distributed arithmetic. IEEE Transactions on Computers 50(9) (September 2001)Google Scholar
  7. 7.
    Ahmed, N., Natarajan, T., Rao, K.R.: Discrete Cosine Transform. IEEE Trans. On Computers C-23(1), 90–93 (1984)MathSciNetCrossRefGoogle Scholar
  8. 8.
    Yang, Y., Wang, C., Omair Ahmad, M., Swamy, M.N.S.: An on-line CORDIC based 2-D IDCT implementation using distributed arithmetic. In: 6th ISSPA 2001, vol. 1 (2001)Google Scholar
  9. 9.
    Kim, K., Koh, J.-S.: An area efficient DCT architecture for MPEG-2 video encoder. Consumer Electronics, IEEE Transactions on 45(1) (February 1999)Google Scholar
  10. 10.
    Wilton, S.J.E.: mbedded memory in FPGAs: recent research results. In: Communications, Computers and Signal Processing, 1999 IEEE Pacific Rim Conference on, pp. 292–296 (1999)Google Scholar
  11. 11.
    Rose, J., Brown, S.: Flexibility of interconnection structures for field-programmable gate arrays. Solid-State Circuits, IEEE Journal of 26(3), 277–282 (1990)CrossRefGoogle Scholar
  12. 12.
    George, V., Zhang, H., Rabaye, J.: The design of low energy FPGA. In: Proceedings. 1999 International Symposium on Low Power Electronics and Design, pp. 188–193 (1999)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2003

Authors and Affiliations

  • Sami Khawam
    • 1
  • Tughrul Arslan
    • 1
    • 2
  • Fred Westall
    • 3
  1. 1.School of Electronic and EngineeringThe University of Edinburgh, KBEdinburghUK
  2. 2.Institute for System Level IntegrationLivingstonUK
  3. 3.EPSON Scotland Design CentreLivingstonUK

Personalised recommendations