FPGA Processor for Real-Time Optical Flow Computation

  • Selene Maya-Rueda
  • Miguel Arias-Estrada
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 2778)


In this work an FPGA-based architecture for optical flow computation in real-time is presented. The architecture is based on an algorithm providing a dense and accurate optical flow at an affordable computational cost. The architecture is composed of an array of processors interconnected under a systolic approach. The array of processors is mainly focused in performing matrix operations to speed up the computations of optical flow. The architecture is being prototyped on an FPGA device. Results are presented and discussed.


Optical Flow FPGA Device Optical Flow Computation Optical Flow Algorithm Arithmetic Logic Unit 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    Jänhe, B., Haubecker, H.: Computer Vision and Applications. Academic Press, London (2000)Google Scholar
  2. 2.
    Arias-Estrada, M., Torres-Huitzil, C.: A Real-time FPGA Architecture for Computer Vision. Journal of Electronic Imaging, 289–296 (January 2001)Google Scholar
  3. 3.
    Camus, T.: Calculating time-to-contact using real-time quantized optical flow. Max-Planck-Institut für biologische kybernetik. Tech. Report No. 14 (February 1995)Google Scholar
  4. 4.
    Barron, J.L., et al.: Performance of optical flow techniques, Revised tech. Report RPLTR-9107, Queen’s University (July 1993)Google Scholar
  5. 5.
    McCane, B., Novins, K., Crannich, D., Galvin, B.: On Benchmarking Optical Flow. Computer Vision and Image Understanding 84, 126–143 (2001)CrossRefGoogle Scholar
  6. 6.
    Srinivasan, S.: Image sequence analysis: estimation of optical flow and focus of expansion, with applications. PhD Thesis, University of Maryland (1999)Google Scholar
  7. 7.
    Press, W.H., Teukolsky, S.A., et al.: Numerical Recipes in C, 2nd edn. Cambridge University Press, Cambridge (1992)zbMATHGoogle Scholar
  8. 8.
    Moreno, J.H., Lang, T.: Matrix computation on systolic-type meshes. In: Liu, H.J.R., Yao, H. (eds.) Highperformance VLSI Signal Processing Innovative Architectures and Algorithms, vol. 1. IEEE Press, Los Alamitos (1998)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2003

Authors and Affiliations

  • Selene Maya-Rueda
    • 1
  • Miguel Arias-Estrada
    • 1
  1. 1.Computer Science DepartmentINAOEMexico

Personalised recommendations