Hardware-Software Codesign in Embedded Asymmetric Cryptography Application – A Case Study
This paper presents a case study of a hardware-software codesign of the RSA cipher embedded in reconfigurable hardware. The soft cores of Altera’s Nios RISC processor are used as the basic building block of the proposed complete embedded solutions. The effect of moving computationally intensive parts of RSA into an optimized parameterized scalable Montgomery coprocessor(s) is analyzed and compared with a pure software solution. The impact of the tasks distribution between the hardware and the software on the occupation of logic resources as well as the speed of the algorithm is demonstrated and generalized.
Unable to display preview. Download preview PDF.
- 3.Šimka, M., Fischer, V.: Montgomery Multiplication Coprocessor for Altera Nios Embedded Processor. In: Proceedings of the 5th International Scientific Conference on Electronic Computers and Informatics 2002, Kosice, Slovakia, October 2002, pp. 206–211 (2002)Google Scholar
- 4.Nios Soft Core Embedded processor, www.altera.com/nios