Advertisement

Very High Speed 17 Gbps SHACAL Encryption Architecture

  • Máire McLoone
  • J. V. McCanny
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 2778)

Abstract

Very high speed and low area hardware architectures of the SHACAL-1 encryption algorithm are presented in this paper. The SHACAL algorithm was a submission to the New European Schemes for Signatures, Integrity and Encryption (NESSIE) project and it is based on the SHA-1 hash algorithm. To date, there have been no performance metrics published on hardware implementations of this algorithm. A fully pipelined SHACAL-1 encryption architecture is described in this paper and when implemented on a Virtex-II X2V4000 FPGA device, it runs at a throughput of 17 Gbps. A fully pipelined decryption architecture achieves a speed of 13 Gbps when implemented on the same device. In addition, iterative architectures of the algorithm are presented. The SHACAL-1 decryption algorithm is derived and also presented in this paper, since it was not provided in the submission to NESSIE.

Keywords

NESSIE SHACAL 

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    US NIST Advanced Encryption Standard, http://csrc.nist.gov/encryption/aes/
  2. 2.
    Leong, M.P., Cheung, O.Y.H., Tsoi, K.H., Leong, P.H.W.: A Bit-Serial Implementation of the International Data Encryption Algorithm IDEA. In: IEEE Symposium on FCCMs 2000, California (April 2000)Google Scholar
  3. 3.
    Standaert, F.X., Rouvroy, G.: Efficient FPGA Implementation of Block Ciphers Khazad and MISTY1. In: 3rd NESSIE Workshop, Germany (November 2002), http://www.di.ens.fr/~wwwgrecc/NESSIE3/
  4. 4.
    Ichikawa, T., Sorimachi, T., Kasuya, T., Matsui, M.: On the criteria of hardware evaluation of block ciphers(1)., Techn report of IEICE, ISEC2001-53 (September 2001)Google Scholar
  5. 5.
    Beuchat, J.L.: High Throughput Implementations of the RC6 Block Cipher Using Virtex-E and Virtex-II Devices, INRIA Research Report (July 2002), http://www.enslyon.fr/~jlbeucha/publications.html
  6. 6.
    Ichikawa, T., Sorimachi, T., Kasuya, T.: On Hardware Implementation of Block Ciphers Selected at the NESSIE Project Phase 1. In: 3rd NESSIE Workshop, Germany (November 2002), http://www.di.ens.fr/wwwgrecc/NESSIE3/
  7. 7.
    Handschuh, H., Naccache, D.: SHACAL. In: 1st NESSIE Workshop, Belgium (November 2000), https://www.cosic.esat.kuleuven.ac.be/nessie/workshop/
  8. 8.
    Ting, K.K., Yuen, S.C.L., Lee, K.H., Leong, P.H.W.: An FPGA based SHA-256 Processor. In: Glesner, M., Zipf, P., Renovell, M. (eds.) FPL 2002. LNCS, vol. 2438, p. 577. Springer, Heidelberg (2002)CrossRefGoogle Scholar
  9. 9.
    Grembowski, T., Lien, R., Gaj, K., Nguyen, N., Bellows, P., Flidr, J., Lehman, T., Schott, B.: Comparative Analysis of the Hardware Implementations of Hash Functions SHA-1 and SHA-512. In: Information Security Conference (October 2002)Google Scholar
  10. 10.
    McLoone, M., McCanny, J.V.: Efficient Single-Chip Implementation of SHA-384 & SHA-512. In: IEEE International FPT Conference, Hong Kong (December 2002)Google Scholar
  11. 11.
    Kim, T., Jao, W., Tjiang, S.: Circuit Optimization Using Carry-Save-Adder Cells. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 17(10) (October 1998)Google Scholar
  12. 12.
    McLoone, M., McCanny, J.V.: High Performance Single-Chip FPGA Rijndael Algorithm Implementations. In: 3rd International CHES Workshop, France, May 2001, pp. 65–77 (2001)CrossRefGoogle Scholar
  13. 13.
    NESSIE: Performance of Optimized Implementations of the NESSIE Primitives (February 2003), http://www.cosic.esat.kuleuven.ac.be/nessie/deliverables/D21-v2.pdf

Copyright information

© Springer-Verlag Berlin Heidelberg 2003

Authors and Affiliations

  • Máire McLoone
    • 1
  • J. V. McCanny
    • 1
  1. 1.DsiPTM Laboratories, School of Electrical and Electronic EngineeringThe Queen’s University of BelfastBelfastNorthern Ireland

Personalised recommendations