Advertisement

Part I: Optimization of the Tunnel FET Device Structure for Achieving Circuit Performance Better Than the Current Standard 45 nm CMOS Technology

  • RamakantEmail author
  • Sanjay Vidhyadharan
  • Gangishetty Akhilesh
  • Vaibhav Gupta
  • Anand Ravi
  • Surya Shankar Dan
Conference paper
Part of the Springer Proceedings in Physics book series (SPPHY, volume 215)

Abstract

In this work, the structure of a TFET device has been engineered such that it is not only better than most of the TFETs reported in literature, it’s performance is even better than the MOSFETs of the standard 45 nm CMOS technology. The device-level optimization has been discussed, in which, starting with a simple double-gate fully depleted TFET structure, the gradual improvement in device performance has been demonstrated such that the final ON current is comparable to that of the MOSFETs, while the OFF current remains at least three orders of magnitude lesser than the MOSFETs at the same 45 nm technology node. Optimization of the device structure has been carried out by studying the impact of various asymmetries in the device structure. This work is intentionally restricted only to the asymmetries which can be incorporated without any change in the standard process technology.

References

  1. 1.
    Y. Taur, T.H. Ning, Fundamentals of Modern VLSI Devices (Cambridge University Press, New York, NY, USA, 1998)Google Scholar
  2. 2.
    S.S. Dan, A. Biswas, C.L. Royer, W. Grabinski, A.M. Ionescu, A novel extraction method and compact model for the steepness estimation of FDSOI TFET lateral junction. IEEE Electron Device Lett. 33(2), 140–142 (2012)ADSCrossRefGoogle Scholar
  3. 3.
    Y. Khatami, K. Banerjee, Steep subthreshold slope n- and p-type tunnel-FET devices for low-power and energy-efficient digital circuits. IEEE Trans. Electron Devices 56(11), 2752–2761 (2009)ADSCrossRefGoogle Scholar
  4. 4.
    B. Bhushan, K. Nayak, V.R. Rao, DC compact model for SOI tunnel field-effect transistors. IEEE Trans. Electron Devices 59(10), 2635–2642 (2012)ADSCrossRefGoogle Scholar
  5. 5.
    M. Kumar, S. Jit, Effects of electrostatically doped source/drain and ferroelectric gate oxide on subthreshold swing and impact ionization rate of strained-Si-on-insulator tunnel field-effect transistors. IEEE Trans. Nanotechnol. 14(4), 597–599 (2015)ADSCrossRefGoogle Scholar
  6. 6.
  7. 7.
    Y. Omura, A. Mallik, N. Matsuo, Impact of a Spacer Dielectric and a Gate Overlap/Underlap on the Device Performance of a Tunnel Field Effect Transistor. In: Promising MOS Devices for Low-Voltage and Low-Energy Applications, Wiley-IEEE Press, 2016, pp. 496–551Google Scholar
  8. 8.
    S. Kumar et al., 2-D analytical modeling of the electrical characteristics of dual-material double-gate TFETs with a SiO2/HfO2 stacked gate-oxide structure. IEEE Trans. Electron Devices 64(3), 960–968 (2017)ADSCrossRefGoogle Scholar
  9. 9.
    S. Kumar, E. Goel, K. Singh, B. Singh, M. Kumar, S. Jit, A compact 2-D analytical model for electrical characteristics of double-gate tunnel field-effect transistors with a SiO2/high-k stacked gate-oxide structure. IEEE Trans. Electron Devices 63(8), 3291–3299 (2016)ADSCrossRefGoogle Scholar
  10. 10.
    Q. Xie, J. Xu, Y. Taur, Review and critique of analytic models of MOSFET short-channel effects in subthreshold. IEEE Trans. Electron Devices 59(6), 1569–1579 (2012)ADSCrossRefGoogle Scholar
  11. 11.
    D.B. Abdi, M.J. Kumar, In-built N+ pocket p-n-p-n tunnel field-effect transistor. IEEE Electron Device Lett. 35(12), 1170–1172 (2014)ADSCrossRefGoogle Scholar
  12. 12.
    S. Saurabh, M. Jagadesh Kumar, Fundamentals of Tunnel Field-Effect Transistors, First. CRC Press, October 2016Google Scholar
  13. 13.
    R. Chau, S. Datta, M. Doczy, J. Kavalieros, M. Metz, Gate dielectric scaling for high-performance CMOS: from SiO2 to high-K, in Extended Abstracts of International Workshop on Gate Insulator (IEEE Cat. No. 03EX765), pp. 124–126 (2003)Google Scholar
  14. 14.
    V. Nagavarapu, R. Jhaveri, J.C.S. Woo, The tunnel source (PNPN) n-MOSFET: a novel high performance transistor. IEEE Trans. Electron Devices 55(4), 1013–1019 (2008)ADSCrossRefGoogle Scholar

Copyright information

© Springer Nature Switzerland AG 2019

Authors and Affiliations

  • Ramakant
    • 1
    Email author
  • Sanjay Vidhyadharan
    • 1
  • Gangishetty Akhilesh
    • 1
  • Vaibhav Gupta
    • 1
  • Anand Ravi
    • 1
  • Surya Shankar Dan
    • 1
  1. 1.Department of Electrical and Electronics EngineeringBirla Institute of Technology and Science PilaniHyderabadIndia

Personalised recommendations