Improving Robustness of a Real-Time Spectrum Sensing Application with the HARPA Run-Time Engine

  • Hans CappelleEmail author
  • Michail Noltsis
  • Simone Corbetta
  • Francky Catthoor


As semiconductor technology nodes approach deca-nanometer dimensions, several phenomena threaten the binary correctness of a digital processor. Computer architectures typically enhance their designs with reliability, availability, and serviceability (RAS) schemes to correct such errors, frequently at the cost of extra clock cycles. This, in turn, leads to processor performance variability, which is undesirable for embedded consumer applications with hard quality of service (QoS) constraints. To mitigate performance variability, the HARPA cross-layer run-time engine (RTE) absorbs performance variability by means of dynamic voltage and frequency scaling (DVFS). This chapter provides an evaluation of the HARPA RTE mechanism for a real-time spectrum sensing application. As experimental setup, we use a DVFS-enabled embedded processor board, extended with the capability to generate temperature stress. To mitigate functional errors, a RAS mechanism is emulated in software. On this setup, we observe that temperature stress leads to recoverable functional errors, and that the RTE approach succeeds to mitigate performance variability due to aging and functional errors. Additionally, the RTE compensates performance variability for a dynamic application mix. In conclusion, the HARPA RTE is demonstrated to meet the robustness requirement in the presence of performance variability for an embedded workload, either caused by RAS performance variation or from dynamic application workloads.


  1. 1.
    Mack, C. A. (2013). Keynote: Moore’s Law 3.0. In Proceedings of IEEE Workshop Microelectronics Devices (p. 18).Google Scholar
  2. 2.
    Rodopoulos, D., Catthoor, F., & Soudris, D. (2015). Tackling performance variability due to RAS mechanisms with PID-controlled DVFS. Google Scholar
  3. 3.
    Stamoulis, D., Corbetta, S., Rodopoulos, D., Weckz, P., Debacker, P., Meyer, B. H., et al. (2016). Capturing true workload dependency of BTI-induced degradation in CPU components. In GLSVLSI.
  4. 4.
    Rodopoulos, D., Zompakis, N., & Soudris, D. (2015). System scenarios HARPA RTE: Instantiation. HARPA deliverable 2.3.Google Scholar

Copyright information

© Springer International Publishing AG, part of Springer Nature 2019

Authors and Affiliations

  • Hans Cappelle
    • 1
    Email author
  • Michail Noltsis
    • 2
  • Simone Corbetta
    • 1
  • Francky Catthoor
    • 1
  1. 1.ImecLeuvenBelgium
  2. 2.MicroLab-ECE-NTUAAthensGreece

Personalised recommendations