Advertisement

MASH Sigma-Delta Modulators

  • Isacco Arnaldi
Chapter

Abstract

So far only the possibility of creating stable, high-order Sigma-Delta modulators through a careful loop architecture choice and/or using multi-bit quantization has been considered. As demonstrated in previous chapters, although this approach can yield effective high-order loop designs, it also results in mathematically intensive (the Schreier’s Toolbox helps considerably in this regard!) and extensive simulations that are required to check that instability does not occur for any envisioned modulator input. Moreover, especially for low oversampling values, it is almost impossible to obtain high SQNR performances in a single-bit quantizer modulator simply by increasing the order of the loop filter since stability considerations limit the permissible input signal amplitude for higher-order loops, which counteracts the improved noise suppress. On this regard, multi-bit quantizers allow, to some extent, to overcome such limitations but at the cost of increased complexity to ensure in-band linearity of the internal DAC, typically limiting the practical application to 4–5 bits at the most.

Supplementary material

References

  1. 1.
    Schreier R, Temes GC. Understanding delta-sigma data converters. Hoboken: Wiley; 2005.Google Scholar
  2. 2.
    Norsworthy SR, Schreier R, Temes GC. Delta-sigma data converters: theory, design and simulation. New York: Wiley-IEEE Press; 1996.CrossRefGoogle Scholar
  3. 3.
    Candy JC, Temes GC. Oversampling delta-sigma data converters: theory, design and simulation. New York: Wiley-IEEE Press; 1991.CrossRefGoogle Scholar
  4. 4.
    Casier H, Steyaert M, Van Roermund AHM. Analog circuit design: robust design, sigma delta converters, RFID. London: Springer; 2011.CrossRefGoogle Scholar
  5. 5.
    Geerts Y, Steyaert M, Sansen W. Design of multibit delta sigma A/D converters. New York: Kluwer Academic Publisher; 2002.Google Scholar
  6. 6.
    Reiss JD. Understanding sigma-delta modulation: the solved and unsolved isses. JAES. 2008;56(1/2):49–64.Google Scholar
  7. 7.
    De la Rosa JM, Del Rio RF. CMOS sigma-delta converters: practical design guide. London: Wiley; 2013.CrossRefGoogle Scholar
  8. 8.
    Medeiro F, Verdù BP, Vazquez AR. Top down design of high performance sigma delta modulators. Boston: Kluwer Academic Publisher; 1999.CrossRefGoogle Scholar
  9. 9.
    Bourdopoulos G, et al. Delta-sigma modulators: modelling, design and applications. London: Imperial College Press; 2003.CrossRefGoogle Scholar
  10. 10.
    Graells SF. Integrated heterogeneous systems design. [Online] http://www.cnm.es/~pserra/uab/ihsd/ihsd-5-dsm.pdf. Date accessed 24 June 2017.

Copyright information

© Springer International Publishing AG, part of Springer Nature 2019

Authors and Affiliations

  • Isacco Arnaldi
    • 1
  1. 1.CaldognoItaly

Personalised recommendations