An integrated circuit can fall victim to a large variety of failure mechanisms. Ideally, the related problems are detected early in the manufacturing process. However, some only show up during the final tests, or even worse, they might not be identified before the chip is soldered on a customer’s board.
- 43.“Analog and mixed signal test”, A recent history, Suraj Sindia, Springer 2018Google Scholar
- 44.2017 International Mixed-Signal Testing Workshop (IMSTW)Google Scholar
- 45.“Test Yield Models”, <www.siliconfareast.com/test-yield-models.htm>
- 46.Application note number 5: “Choosing a yield model with “11 Select a yield model or default”, <www.icknowledge.com/our_products/Applications%20note%20number%205.pdf>
- 47.L. Peters, “DFN: Worlds Collide, Then Cooperate”, Semiconductor International, June 2005, <www.synopsys.com/Tools/TCAD/CapsuleModule/semi_int_jun05.pdf>