Delivering Fairness on Asymmetric Multicore Systems via Contention-Aware Scheduling

  • Adrian Garcia-Garcia
  • Juan Carlos Saez
  • Manuel Prieto-Matias
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 10659)

Abstract

Asymmetric single-ISA multicore processors (AMPs), which integrate high-performance big cores and low-power small cores, were shown to deliver better energy efficiency than symmetric multicores for diverse workloads. Previous work has highlighted that this potential of AMP systems can be realizable with help from the OS scheduler. Notably, delivering fairness on AMPs still constitutes an important challenge, as it requires the scheduler to accurately track the progress of each thread as it runs on the various core types throughout the execution. In turn, this progress depends on the speedup that an application derives on a big core relative to a small one. While existing fairness-aware schedulers take application relative speedup into consideration when tracking progress, they do not cater to the performance degradation that may occur naturally due to contention on shared resources among cores, such as the last-level cache or the memory bus. In this paper, we propose CAMPS, a contention-aware fair scheduler for AMPs. Our experimental evaluation, which employs real asymmetric hardware and scheduler implementations in the Linux kernel, demonstrates that CAMPS improves fairness by 10.6% on average with respect to a state-of-the-art fairness-aware scheme, while delivering higher throughput.

Keywords

Asymmetric multicore OS scheduling Fairness Linux kernel 

Notes

Acknowledgements

This work has been supported by the EU (FEDER) and the Spanish MINECO under grant TIN 2015-65277-R.

References

  1. 1.
    Annamalai, A., et al.: An opportunistic prediction-based thread scheduling to maximize throughput/watt in AMPS. In: Proceedings of PACT 2013, pp. 63–72 (2013)Google Scholar
  2. 2.
  3. 3.
    Becchi, M., Crowley, P.: Dynamic thread assignment on heterogeneous multiprocessor architectures. In: Proceedings of CF 2006, pp. 29–40 (2006)Google Scholar
  4. 4.
    Chitlur, N., et al.: QuickIA: exploring heterogeneous architectures on real prototypes. In: Proceedings of HPCA 2012, pp. 1–8 (2012)Google Scholar
  5. 5.
    Ebrahimi, E., et al.: Fairness via source throttling: a configurable and high-performance fairness substrate for multi-core memory systems. In: Proceedings of ASPLOS 2010, pp. 335–346 (2010)Google Scholar
  6. 6.
    Joao, J.A., et al.: Utility-based acceleration of multithreaded applications on asymmetric CMPs. In: Proceedings of ISCA, vol. 13, pp. 154–165 (2013)Google Scholar
  7. 7.
    Koufaty, D., et al.: Bias scheduling in heterogeneous multi-core architectures. In: Proceedings of EuroSys 2010, pp. 125–138 (2010)Google Scholar
  8. 8.
    Kumar, R., et al.: Single-ISA heterogeneous multi-core architectures for multithreaded workload performance. In: Proceedings of ISCA 2004, pp. 64–75 (2004)Google Scholar
  9. 9.
    Li, T., et al.: Operating system support for overlapping-ISA heterogeneous multi-core architectures. In: Proceedings of HPCA 2010, pp. 1–12 (2010)Google Scholar
  10. 10.
    Mittal, S.: A survey of techniques for architecting and managing asymmetric multicore processors. ACM Comput. Surv. 48(3), 45:1–45:38 (2016)Google Scholar
  11. 11.
    Saez, J.C., et al.: On the interplay between throughput, fairness and energy efficiency on asymmetric multicore processors. Comput. J. (to appear)Google Scholar
  12. 12.
    Saez, J.C., et al.: A comprehensive scheduler for asymmetric multicore systems. In: Proceedings of EuroSys 2010, pp. 139–152 (2010)Google Scholar
  13. 13.
    Saez, J.C., et al.: Operating system support for mitigating software scalability bottlenecks on AMPs. In: Proceedings of the CF 2010, pp. 31–40 (2010)Google Scholar
  14. 14.
    Saez, J.C., et al.: Towards completely fair scheduling on asymmetric single-ISA multicore processors. J. Parallel Distrib. Comput. 102, 115–131 (2017)CrossRefGoogle Scholar
  15. 15.
    Samsung: benefits of the big.LITTLE architecture. http://www.samsung.com/semiconductor/minisite/Exynos/data/benefits.pdf. Accessed 10 Jan 2015
  16. 16.
    Van Craeynest, K., et al.: Fairness-aware scheduling on single-ISA heterogeneous multi-cores. In: Proceedings of PACT 2013, pp. 177–187 (2013)Google Scholar
  17. 17.
    Xu, D., et al.: On mitigating memory bandwidth contention through bandwidth-aware scheduling. In: Proceedings of PACT 2010, pp. 237–248 (2010)Google Scholar
  18. 18.
    Xu, D., et al.: Providing fairness on shared-memory multiprocessors via process scheduling. In: Proceedings of SIGMETRICS 2012, pp. 295–306 (2012)Google Scholar
  19. 19.
    Yun, H., et al.: PALLOC: DRAM bank-aware memory allocator for performance isolation on multicore platforms. In: Proceedings of RTAS 2014, pp. 155–166. IEEE (2014)Google Scholar
  20. 20.
    Zhuravlev, S., et al.: Survey of scheduling techniques for addressing shared resources in multicore processors. ACM Comput. Surv. 45(1), 4:1–4:28 (2012)Google Scholar

Copyright information

© Springer International Publishing AG, part of Springer Nature 2018

Authors and Affiliations

  1. 1.Facultad de InformáticaComplutense University of MadridMadridSpain

Personalised recommendations