Extracting of High-Level Structural Representation from VLSI Circuit Description Using Tangled Logic Structures
This paper proposes a method of automatic VLSI circuit analysis. We propose pattern-free, technology independent method for extracting of functional blocks with irregular structure. On the first step, transistors are grouped by their structure. Groups with irregular structure are highly interconnected to each other. Detecting Tangled Logic Structures (TLS) with a GTL-depended linear ordering and genetic algorithm divides the circuit due to its functional structure and forms the gate-level VLSI circuit. High-level functional blocks in circuit description consist of gate-level cells groups, which are also highly interconnected. After TLS-blocks extracting, it is possible to describe their function. TLS-blocks are smaller, represent a cell of high-level circuit, and are thus more suitable for further functional circuit analysis than a gate-level VLSI circuit.
The experimental data obtained as a result of the principle electrical circuits of different degree of connectivity analysis confirmed the effectiveness of the proposed method.
KeywordsVLSI Genetic algorithm Tangled logic Functional circuit analysis
This work was supported by the MEPhI Academic Excellence Project (agreement with the Ministry of Education and Science of the Russian Federation of August 27, 2013, project no. 02.a03.21.0005).
- Lester, A., Bazargan-Sabet, P.: YAGLE, a second generation functional abstractor for CMOS VLSI circuits. In: Proceedings of the Tenth International Conference on Microelectronics, pp. 265–268 (1998)Google Scholar
- Pelz, G., Roettcher, U.: Pattern matching and refinement hybrid approach to circuit comparison. IEEE Trans. Comput.-Aided Des. 13, 264–275 (1994)Google Scholar
- Graeb, H., Zizala, S.: The sizing rules method for analog integrated circuit design. In: Proceedings of the 2001 IEEE/ACM International Conference on Computer-Aided Design, pp. 343–349 (2001)Google Scholar
- Huang, K.-T., Overhauser, D.: A novel graph algorithm for circuit recognition. In: Proceedings of the IEEE International Symposium on Circuits and Systems, pp. 1695–1698 (1995)Google Scholar
- Kundu, S.: GateMaker: a transistor to gate level model extractor for simulation, automatic test pattern generation and verification. In: Proceedings of the International Test Conference, pp. 372–381 (1998)Google Scholar
- Ohlrich, M., Ebeling, C.: SubGemini: identifying subcircuits using a fast subgraph isomorphism algorithm. In: Proceedings of the IEEE/ACM Design Automation Conference, pp. 31–37 (1993)Google Scholar
- Abadir, M.S., Ferguson, J.: An improved layout verification algorithm (LAVA). In: Proceedings of the European Design Automation Conference, pp. 391–395 (1990)Google Scholar
- Jolly, S., Parashkevov, A.: Automated equivalence checking of switch level circuits. In: Proceedings of the IEEE/ACM Design Automation Conference, pp. 299–30 (2002)Google Scholar
- Jindal, T., et al.: Detecting tangled logic structures in VLSI netlists. In: Design Automation Conference (DAC), pp. 603–608 (2010)Google Scholar