Advertisement

Challenges in the Design of Integrated Systems for IoT

  • Ricardo ReisEmail author
Conference paper
  • 30 Downloads
Part of the IFIP Advances in Information and Communication Technology book series (IFIPAICT, volume 574)

Abstract

The Internet of Things is moving fast to be the Internet of Everything. This brings several challenges in several areas of Computing Systems, as in Embedded Systems, Computer Architectures, Fault Tolerance and Integrated Circuits and Systems. One common point is the power optimisation, as the demanding energy is increasing year by year. Optimisation must be done in all levels of design abstraction, system, computer architecture till the physical design. Another issue is reliability and fault tolerance as systems at ground level can be affected by radiations reaching the ground. Also, as several devices in IoT are related to sensitive applications, security is also an important issue in different design levels, including the physical one. The talk will present an overview of all these issues, proposing also some solutions.

Keywords

Internet-of-Things Optimization Physical design Fault Tolerance Radiation effects Embedded systems Computer Architectures VLSI Nanoelectronics 

Notes

Acknowledgements

We thank CNPq, FINEP, Fapergs, and CAPES for financial support for the development of our team’s work, as well as the master’s and doctoral students of PGMICRO and PPGC and students of Scientific Initiation who have contributed to the research works that served as the basis for this paper.

References

  1. Reis, R.: Strategies for reducing power consumption and increasing reliability in IoT. In: Strous, L., Cerf, V.G. (eds.) IFIPIoT 2018. IAICT, vol. 548, pp. 76–88. Springer, Cham (2019).  https://doi.org/10.1007/978-3-030-15651-0_8CrossRefGoogle Scholar
  2. Semiconductor Industry Association: Rebooting the IT revolution. http://www.semiconductors.org/clientuploads/Resources/RITR%20WEB%20version%20FINAL.pdf
  3. The Connectivist (2014). http://ow.ly/i/5vph6/original
  4. Velazco, R., Fouillat, P., Reis, R.: Radiation Effects on Embedded Systems. Springer, Dordrecht (2007).  https://doi.org/10.1007/978-1-4020-5646-8. ISBN 978-1-4020-5645-1CrossRefGoogle Scholar
  5. Reis, R.: Design automation of transistor networks, a new challenge. In: IEEE International Symposium on Circuits and Systems, ISCAS 2011, Rio de Janeiro, Brasil, 15–19 May 2011, pp. 2485–2488. IEEE Press (2011a).  https://doi.org/10.1109/iscas.2011.5938108
  6. Reis, R.: Power consumption & reliability in NanoCMOS. In: IEEE NANO, 11th International Conference on Nanotechnology, Portland, USA, 15–19 August 2011, pp. 711–714 (2011b). (invited talk).  https://doi.org/10.1109/nano.2011.6144656
  7. Posser, G., Sapatnekar, S., Reis, R.: Electromigration Inside Logic Cells, 118 p. Springer, Cham (2017).  https://doi.org/10.1007/978-3-319-48899-8CrossRefGoogle Scholar
  8. Conceição, C., Reis, R.: Transistor count reduction by gate merging. IEEE Trans. Circuits Syst. I 66(6) (2019).  https://doi.org/10.1109/tcsi.2019.2907722CrossRefGoogle Scholar
  9. Reimann, T., Sze, C., Reis, R.: Challenges of cell selection algorithms in industrial high performance microprocessor designs. Integration 52, 347–354 (2016).  https://doi.org/10.1016/j.vlsi.2015.09.001. ISSN 0167-9260CrossRefGoogle Scholar
  10. Ziesemer, A., Reis, R.: Physical design automation of transistors network. Microelectron. Eng. 148, 122–128 (2015).  https://doi.org/10.1016/j.mee.2015.10.018. ISSN 0167-9317CrossRefGoogle Scholar
  11. Kastensmidt, F., Carro, L., Reis, R.: Fault-Tolerance Techniques for SRAM-Based FPGA, 183 p. Springer, New York (2006).  https://doi.org/10.1007/978-0-387-31069-5. ISBN 0-387-31068-1
  12. Nicolaidis, M.: Time redundancy based soft-error tolerance to rescue nanometer technologies. In: 1999 Proceedings of the IEEE VLSI Test Symposium, vol. 17, pp. 86–94. IEEE Computer Society (1999)Google Scholar
  13. Neuberger, G., Wirth, G., Reis, R.: Protecting Chips Against Hold Time Violations Due to Variability, 107 p. Springer, Dordrecht (2014).  https://doi.org/10.1007/978-94-007-2427-3. ISBN 978-94-007-2426-6CrossRefGoogle Scholar
  14. Gennaro, R., Rosa, F., Oliveira, A., Kastensmidt, F., Ost, L., Reis, R.: Analyzing the impact of fault tolerance methods in ARM processors under soft errors running Linux and parallelization APIs. IEEE Trans. Nucl. Sci. 64(8) (2017).  https://doi.org/10.1109/tns.2017.2706519. ISSN 1558-1578
  15. Aguiar, Y., Zimpeck, A., Meinhardt, C., Reis, R.: Permanent and single event transient faults reliability evaluation EDA tool. Microelectron. Reliab. 64, 63–67 (2016). ISSN 0026-2714CrossRefGoogle Scholar
  16. Lazzari, C., Wirth, G., Kastensmidt, F., Anghel, L., Reis, R.: Asymmetric transistor sizing targeting radiation-hardened circuits. J. Electr. Eng. (2011).  https://doi.org/10.1007/s00202-011-0212-8CrossRefGoogle Scholar
  17. Brendler, L.H., Zimpeck, A.L., Meinhardt, C., Reis, R.: Evaluating the impact of process variability and radiation effects on different transistor arrangement. In: 2018 VLSI-SOC - International Conference on Very Large Scale Integration (VLSI), Verona, vol. 1, pp. 1–6 (2018)Google Scholar
  18. Brendler, L., Zimpeck, A., Meinhardt, C., Reis, R.: Multi-level design influences on robustness evaluation of 7 nm FinFET technology. IEEE Trans. Circuits Syst. I (2019).  https://doi.org/10.1109/tcsi.2019.2927374CrossRefGoogle Scholar
  19. Zimpeck, A., Meinhardt, C., Artola, L., Hubert, G., Kastensmidt, F., Reis, R.: Impact of different transistor arrangements on gate variability. Microelectron. Reliab. 88–90, 111–115 (2018).  https://doi.org/10.1016/j.microrel.2018.06.090. ISSN 0026-2714CrossRefGoogle Scholar
  20. El Massad, M., Garg, S., Tripunitara, M.: Integrated circuit (IC) decamouflaging: Reverse engineering camouflaged ICs within minutes. In: Network and Distributed System Security Symposium (NDSS), January 2015.  https://doi.org/10.14722/ndss.2015.23218
  21. Rajendran, J., Sam, M., Sinanoglu, O., Karri, R.: Security analysis of integrated circuit camouflaging. In: CCS 2013, Berlin, Germany, 4–8 November 2013 (2013)Google Scholar
  22. Gomez, H., Duran, C., Roa, E.: Defeating silicon reverse engineering using a layout level standard cell camouflage. IEEE Trans. Consum. Electron. 65(1), 109–118 (2019).  https://doi.org/10.1109/TCE.2018.2890616CrossRefGoogle Scholar
  23. Hentschke, R.: Algorithms for wire length improvement of VLSI circuits with concern to critical paths. Ph.D. thesis, PPGC/UFRGS (2007)Google Scholar
  24. Zimpeck, A., Meinhardt, C., Kastensmidt, F., Hubert, G., Reis, R., Artola, L.: Mitigation of process variability effects using decoupling cells. Microelectron. Reliab. 100-101, 6 p., paper 113446 (2019).  https://doi.org/10.1016/j.microrel.2019.113446. ISSN 0026-2714CrossRefGoogle Scholar
  25. Techinsights (2018). http://techinsights.com/

Copyright information

© IFIP International Federation for Information Processing 2020

Authors and Affiliations

  1. 1.Instituto de InformáticaUniversidade Federal do Rio Grande do Sul (UFRGS)Porto AlegreBrazil

Personalised recommendations