Design and Implementation of Assembler for High Performance Digital Signal Processor (DSP)

  • Peng Ding
  • Haoqi Ren
  • Zhifeng Zhang
  • Jun WuEmail author
  • Fusheng Zhu
  • Wenru Zhang
Conference paper
Part of the Lecture Notes of the Institute for Computer Sciences, Social Informatics and Telecommunications Engineering book series (LNICST, volume 312)


With the rapid development of the fifth-generation mobile communication technology (5G), existing digital signal processors (DSP) on the market cannot efficiently provide the performance required by some applications. In this situation, we design a new DSP with faster speed, lower latency and higher performance. In this article, based on the new DSP which can adapt to the new technology of 5G, we designed an assembler called Swift Assembler (SA). Different from the traditional assembler, SA is based on the Gnu Architecture Description Language, (GADL). We perform semantic analysis on GADL description files and then with the help of flex, bison and Binutils, the assembler is compiled and generated. With the support of GADL, SA has a clearer architecture and better scalability. At the same time, it covered the underlying implementation. Benefit from this, programmers can modify its source code with no need to understand the underlying implementation process. In this way, the design of interdependent hardware and software can be more easily.





The authors thank the editors and the anonymous reviewers for their invaluable comments to help to improve the quality of this paper. This work was supported in part by the National Natural Science Foundation of China under Grant Nos. 61831018, 61571329 and 61631017, and Guangdong Province Key Research and Development Program Major Science and Technology Projects under Grant 2018B010115002.


  1. 1.
    Ji, X., Huang, K., Jin, L., Tang, H., Liu, C., et al.: Overview of 5G security technology. Sci. China (Inf. Sci.) 61(08), 107–131 (2018)Google Scholar
  2. 2.
  3. 3.
    Clements, P.C.: A survey of architecture description languages. In: Proceedings of the Software Specification and Design. IEEE Computer Society, April 1996.
  4. 4.
    Shen, J.: A research on processor architecture description languages and implementation of tool-chain generation (unpublished)Google Scholar
  5. 5.
    McCarthy, J.: Recursive functions of symbolic expressions and their computation by machine. Technical report, Massachusetts Institute of Technology, Cambridge, MA, USAGoogle Scholar
  6. 6.
    Lin, T.J., Chen, S.K., Kuo, Y.T., et al.: Design and implementation of a high-performance and complexity-effective VLIW DSP for multimedia applications. J. Sig. Process. Syst. 51(3), 209–223 (2008)CrossRefGoogle Scholar
  7. 7.
    Hu, Y., Chen, S.: Preprocessing scheme of intelligent assembly for a high performance VLIW DSP. In: Second International Conference on Cloud & Green Computing (2013)Google Scholar
  8. 8.
    Hadjiyiannis, G., Hanono, S., Decadas, S.: ISDL: an instruction set description set processors for retargetability. In: Proceedings of the 34th Annual Design Automation Conference, pp. 299–302. ACM (1997)Google Scholar
  9. 9.
    Freericks, M.: The nML machine description formalismGoogle Scholar
  10. 10.
    Fau, A., Van Praet, J., Freericks, M.: Description instruction set processors using nML. In: Proceedings of the European Design and Test Conference, ED&TC 1995, pp. 503–507. IEEE (1995)Google Scholar
  11. 11.
    The Fast Lexical Analyzer.
  12. 12.

Copyright information

© ICST Institute for Computer Sciences, Social Informatics and Telecommunications Engineering 2020

Authors and Affiliations

  • Peng Ding
    • 1
  • Haoqi Ren
    • 1
  • Zhifeng Zhang
    • 1
  • Jun Wu
    • 1
    Email author
  • Fusheng Zhu
    • 2
  • Wenru Zhang
    • 2
  1. 1.Tongji UniversityShanghaiPeople’s Republic of China
  2. 2.GuangDong Communications & Networks InstituteGuangzhouChina

Personalised recommendations