Advertisement

Efficient Mathematical Accelerator Design Coupled with an Interleaved Multi-threading RISC-V Microprocessor

  • Abdallah CheikhEmail author
  • Stefano SordilloEmail author
  • Antonio Mastrandrea
  • Francesco Menichelli
  • Mauro Olivieri
Conference paper
  • 9 Downloads
Part of the Lecture Notes in Electrical Engineering book series (LNEE, volume 627)

Abstract

Interleaved multi-threaded architectures (IMT) have proven to be an advantageous solution to maximize the pipeline utilization, when it comes to executing parallel applications, as different threads operate different instruction processing phases in the same cycle. In this study, we expand the target applications of an IMT microarchitecture by introducing an efficient yet handy special-purpose mathematics engine, operating on local scratchpad memories that give low latency and wide data-bus access.

References

  1. 1.
    Waterman A, Asanovic K (eds) (2017) The RISC-V instruction set manual—volume I: User-Level ISA—Document Version 2.2, May 2017. https://riscv.org/specifications/
  2. 2.
    Waterman A, Asanovic K (eds) (2017) The RISC-V instruction set manual—volume II: Privileged ISA—Document Version 1.10, May 2017. https://riscv.org/specifications/
  3. 3.
    Traber A, Zaruba F, Stucki S, Pullini A, Haugou G, Flamand E, Gurkaynak FK, Benini L (2016) PULPino: a small single-core RISC-V SoC. In: 3rd RISCV workshopGoogle Scholar
  4. 4.
    Olivieri M, Cheikh A, Cerutti G, Mastrandrea A, Menichelli F (2017) Investigation on the optimal pipeline organization in RISC-V multi-threaded soft processor cores. In: Proceedings of 2017 new generation of CAS (NGCAS). IEEE, pp 45–48Google Scholar
  5. 5.
    Cheikh A, Cerutti G, Mastrandrea A, Menichelli F, Olivieri M (2017) The microarchitecture of a multi-threaded RISC-V compliant processing core family for IoT end-nodes. In: International conference on applications in electronics pervading industry, environment and society. Springer, Cham, pp 89–97Google Scholar
  6. 6.
    Bechara C, Berhault A, Ventroux N, Chevobbe S, Lhuillier Y, David R, Etiemble D (2011) A small footprint interleaved multithreaded processor for embedded systems. In: 2011 18th IEEE international conference on electronics, circuits, and systems. IEEE, pp 685–690Google Scholar
  7. 7.
  8. 8.
    Blasi L, Vigli F, Cheikh A, Mastrandrea A, Menichelli F, Olivieri M (2019) A RISC-V Fault-Tolerant microcontroller core architecture based on a hardware thread full-weak protection and a thread-controlled watch-dog timer. In: Applications in electronics pervading industry, environment and society. ApplePies Google Scholar

Copyright information

© Springer Nature Switzerland AG 2020

Authors and Affiliations

  1. 1.Department of Information Engineering, Electronics and TelecommunicationsSapienza University of RomeRomeItaly

Personalised recommendations