FPGA-Based Clock Phase Alignment Circuit for Frame Jitter Reduction
- 12 Downloads
Frame jitter occurs when the delay between a trigger and the start of a signal acquisition or signal generation is different among subsequence data frames. Test bench waveform signal generators features low frame jitter (e.g. 400 ps rms), but this performance is still insufficient for the instrument to be used in sensitive applications like Doppler velocimetry. In this work a circuit is presented that synchronizes on-the-fly an internal clock to every occurrence of an external trigger. It is implemented in a Field Programmable Gate Array (FPGA) and features a frame jitter lower than 100 ps rms.
- 5.Cyclone III Device Handbook, CIII 5V1-4.2, Altera Corp (2012)Google Scholar
- 7.Dadouche F, Turko T, Uhring W, Malass I, Dumas N, Le Normand JP (2015) New design-methodology of high-performance TDC on a low cost FPGA targets. Sens Transducers J 193(10):123–134Google Scholar
- 9.Ricci S, Meacci V, Birkhofer B, Wiklund J (2017) FPGA-based system for in-line measurement of velocity profiles of fluids in industrial pipe flow. IEEE Trans Ind Electron 64(5):3997–4005. https://doi.org/10.1109/TIE.2016.2645503
- 11.Marino-Merlo E, Bulletti A, Giannelli P, Calzolai M, Capineri L (2018) Analysis of errors in the estimation of impact positions in plate-like structure through the triangulation formula by piezoelectric sensors monitoring. Sensors 18(10):E3426. https://doi.org/10.3390/s18103426CrossRefGoogle Scholar