Advertisement

Digital Random Number Generator Hardware Accelerator IP-Core for Security Applications

  • Luca Baldanzi
  • Luca Crocetti
  • Francesco FalaschiEmail author
  • Jacopo Belli
  • Luca Fanucci
  • Sergio Saponara
Conference paper
  • 11 Downloads
Part of the Lecture Notes in Electrical Engineering book series (LNEE, volume 627)

Abstract

Random numbers are widely employed in cryptography and security applications, and they represent one of the main aspects to take care of along a security chain. They are employed for creation of encryption keys, and if generation process is weak, the whole chain can be compromised: weaknesses could be exploited to retrieve the key, thus breaking even the strongest cipher. This paper presents the architecture of a digital Random Number Generator (RNG) IP-core to be employed as hardware accelerator for cryptographically secure applications. Such design has been developed starting from specifications based on literature and standards, and in order to assess the randomness degree of generated output, it has been successfully validated through the official NIST Statistical Test Suite. Finally the RNG IP-core has been characterized on Field Programmable Gate Array (FPGA) and ASIC standard-cell technologies: on Intel Stratix IV FPGA it offers a throughput of 720 Mbps requiring up to 6000 Adaptive Logic Modules, while on 45 nm it reaches a throughput of 4 Gbps with a complexity of 119 kGE.

References

  1. 1.
    Barker E, Kelsey J (2016) Recommendation for Random Bit Generator (RBG) constructions. Special Publication 800-90C, NISTGoogle Scholar
  2. 2.
    Barker E, Kelsey J (2015) Recommendation for random number generation using deterministic random bit generators. Special Publication 800-90A, NISTGoogle Scholar
  3. 3.
    Lo Bello L, Mariani R, Mubeen S, Saponara S (2019) Recent advances and trends in on-board embedded and networked automotive systems. IEEE Trans Ind Inf 15:1038–1051CrossRefGoogle Scholar
  4. 4.
    Pelzl J, Paar C (2011) Understanding cryptography. Springer, BerlinzbMATHGoogle Scholar
  5. 5.
    Dang QH (2015) Secure hash standard. Technical report, NISTGoogle Scholar
  6. 6.
    Dichtl M, Golić JD (2007) High speed true random number generation with logic gates only. In: Cryptographic hardware and embedded systems—CHES 2007. Lecture Notes in Computer Science, vol 4727. Springer, Berlin, 45–62Google Scholar
  7. 7.
    Vasyltsov I, Hambardzumyan E, KimBohdan Y-S, Karpinskyy B (2008) Fast digital TRNG based on metastable ring oscillator. In: Cryptographic hardware and embedded systems—CHES 2008. Lecture Notes in Computer Science, vol 5154. Springer, Berlin, 164–180Google Scholar
  8. 8.
    Schmid M (2015) ECDSA—Application and implementation failuresGoogle Scholar
  9. 9.

Copyright information

© Springer Nature Switzerland AG 2020

Authors and Affiliations

  • Luca Baldanzi
    • 1
  • Luca Crocetti
    • 1
  • Francesco Falaschi
    • 1
    Email author
  • Jacopo Belli
    • 1
  • Luca Fanucci
    • 1
  • Sergio Saponara
    • 1
  1. 1.Department of Information EngineeringUniversity of PisaPisaItaly

Personalised recommendations