High-Throughput Machine Learning Approaches for Network Attacks Detection on FPGA

  • Duc-Minh Ngo
  • Binh Tran-Thanh
  • Truong Dang
  • Tuan Tran
  • Tran Ngoc Thinh
  • Cuong Pham-QuocEmail author
Conference paper
Part of the Lecture Notes of the Institute for Computer Sciences, Social Informatics and Telecommunications Engineering book series (LNICST, volume 298)


The popularity of applying Artificial Intelligence (AI) to perform prediction and automation tasks has become one of the most conspicuous trends in computer science. However, AI systems usually require heavy computational tasks and result in violating applications that need real-time interactions. In this work, we propose a system which is a combination of FPGA platform and AI to achieve a high-throughput network attacks detection. Our architecture consists of 2 well-known and powerful classification techniques, which are the Decision Tree and Neural Network. To prove the feasibility of the proposed approach, we implement a prototype on NetFPGA-10G board using Verilog-HDL. Moreover, the prototype is trained and tested with NSL-KDD dataset, the most popular dataset for network attack detection system. Our experimental results show that the Neural network core can detect attacks with speed at up to 9.86 Gbps for all packet sizes from 64B to 1500B, which is thoroughly 11x and 83x times faster than Geforce GTX 850M GPU and i5 8th generation CPU, respectively. The Neural Network classifier system can function at 104.091 MHz and achieve the accuracy at 87.3.


Machine learning FPGA platform Network attacks 



This research is funded by Ho Chi Minh City University of Technology - VNU-HCM, under Grant number T-KHMT-2018-25.


  1. 1.
    RuleQuest Research 2017: Is See5/C5.0 Better Than C4.5? Accessed 27 June 2019
  2. 2.
    Cox, C.E., Blanz, W.E.: GANGLION-a fast field-programmable gate array implementation of a connectionist classifier. IEEE J. Solid-State Circuits 27(3), 288–299 (1992)CrossRefGoogle Scholar
  3. 3.
    Canadian Institute for Cybersecurity: NSL-KDD dataset. Accessed 27 June 2019
  4. 4.
    Github: OSNT 10G Home. Accessed 27 June 2019
  5. 5.
    Guo, K., Zeng, S., Yu, J., Wang, Y., Yang, H.: [DL] a survey of FPGA-based neural network inference accelerators. ACM Trans. Reconfigurable Technol. Syst. 12(1), 21–226 (2019). Scholar
  6. 6.
    Hssina, B., Merbouha, A., Ezzikouri, H., Erritali, M.: A comparative study of decision tree ID3 and C4.5. Int. J. Adv. Comput. Sci. Appl. 4(2), 13–19 (2014) Google Scholar
  7. 7.
    Jain, A.K., Mao, J., Mohiuddin, K.: Artificial neural networks: a tutorial. Computer 3, 31–44 (1996)CrossRefGoogle Scholar
  8. 8.
    James-Roxby, P., Blodget, B.: Adapting constant multipliers in a neural network implementation. In: Proceedings 2000 IEEE Symposium on Field-Programmable Custom Computing Machines (Cat. No. PR00871), pp. 335–336. IEEE (2000)Google Scholar
  9. 9.
    Marchesi, M., Orlandi, G., Piazza, F., Uncini, A.: Fast neural networks without multipliers. IEEE Trans. Neural Netw. 4(1), 53–62 (1993)CrossRefGoogle Scholar
  10. 10.
    Mitchell, T.M.: Machine Learning, 1st edn. McGraw-Hill Inc., New York (1997)zbMATHGoogle Scholar
  11. 11.
    Nichols, K.R., Moussa, M.A., Areibi, S.M.: Feasibility of floating-point arithmetic in FPGA based artificial neural networks. In: CAINE. Citeseer (2002)Google Scholar
  12. 12.
    Nurvitadhi, E., et al.: Can FPGAs beat GPUs in accelerating next-generation deep neural networks? In: Proceedings of the 2017 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, FPGA 2017, pp. 5–14. ACM, New York (2017).
  13. 13.
    Quinlan, J.: Simplifying decision trees. Int. J. Man-Mach. Stud. 27(3), 221–234 (1987). Scholar
  14. 14.
    Russell, S., Norvig, P.: Artificial Intelligence: A Modern Approach, 3rd edn. Prentice Hall Press, Upper Saddle River (2009)zbMATHGoogle Scholar
  15. 15.
    Saqib, F., Dutta, A., Plusquellic, J., Ortiz, P., Pattichis, M.S.: Pipelined decision tree classification accelerator implementation in FPGA (DT-CAIF). IEEE Trans. Comput. 64(1), 280–285 (2013)MathSciNetCrossRefGoogle Scholar
  16. 16.
    Song, H., Lockwood, J.W.: Efficient packet classification for network intrusion detection using FPGA. In: Proceedings of the 2005 ACM/SIGDA 13th International Symposium on Field-Programmable Gate Arrays, pp. 238–245. ACM (2005)Google Scholar
  17. 17.
    Tang, T.A., Mhamdi, L., McLernon, D., Zaidi, S.A.R., Ghogho, M.: Deep learning approach for network intrusion detection in software defined networking. In: 2016 International Conference on Wireless Networks and Mobile Communications (WINCOM), pp. 258–263. IEEE (2016)Google Scholar
  18. 18.
    T.U. of Waikato: Weka 3: Machine Learning Software in Java. Accessed 27 June 2019
  19. 19.
    Xilinx: PlanAhead Design and Analysis Tool. Accessed 02 Aug 2018
  20. 20.
    Xilinx: Xilinx Platform Studio (XPS). Accessed 02 Aug 2018
  21. 21.
    Zhu, J., Milne, G.J., Gunther, B.: Towards an FPGA based reconfigurable computing environment for neural network implementations (1999)Google Scholar

Copyright information

© ICST Institute for Computer Sciences, Social Informatics and Telecommunications Engineering 2019

Authors and Affiliations

  • Duc-Minh Ngo
    • 1
  • Binh Tran-Thanh
    • 1
  • Truong Dang
    • 1
  • Tuan Tran
    • 1
  • Tran Ngoc Thinh
    • 1
  • Cuong Pham-Quoc
    • 1
    Email author
  1. 1.Ho Chi Minh City University of Technology, VNU-HCMHo Chi Minh CityVietnam

Personalised recommendations