An Implementation of Bidirectional NOC Router for Reconfigurable Coarse Grained Architecture by Using Vedic Multiplier

  • Yazhinian SougoumarEmail author
  • Tamilselvan
Part of the Intelligent Systems Reference Library book series (ISRL, volume 172)


In Soc approaches Noc router performs an essential task. But in SoC chip, the routing operation performance is very complex. Since single Integrated Circuit carries millions of chips, to which each chip includes of millions of transistors. Therefore, NoC router is intended to facilitate effective routing operation in the SoC board. Crossbar Switches, arbiters, buffers, a routing logic, and Network Interconnects are incorporated in NoC router. Priority based Round Robin Arbiter (RRA) is used to design traditional unidirectional router. In unidirectional router area utilization has been consumed and it determines priority by the use of delay factor, which guarantee from different input channels. Moreover if any path failure appears, router cannot route the information across additional output channel. To conquer this difficulty, a new bidirectional NoC router with and without contention is projected, that provides small area and increased speed. Bidirectional router used to route the information from source channel to every destination channel. Therefore it overcomes dispute state and path malfunction troubles. If some path failure may occurs, directly it will take other path during the switch allocator. The projected architecture used to improve the speed of the interconnection link. Simulation result achieved by ModelSim6.3c and synthesis is approved out by Xilinx 12.4.


SoC Bidirectional NoC Round robin arbiter (RRA) 


  1. 1.
    Ramesh, G.P.: Performance Analysis of Traffic with Optical Broker for Load Balancing and Multicasting in Software Defined Data Center Networking (2017)Google Scholar
  2. 2.
    Abbas, S.M., Tsui, C.Y.: Fsnoc: a flit-level speedup scheme for network on-chips using self-reconfigurable bidirectional channels. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 23(9), 1854–1867 (2015).
  3. 3.
    Lan, Y.C., Lin, H.A., Lo, S.H., Hu, Y.H., Chen, S.J.: A bidirectional NoC (BiNoC) architecture with dynamic self-reconfigurable channel. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 30(3), 427–440 (2011). Scholar
  4. 4.
    Yao, J., Saito, M., Okada, S., Kobayashi, K., Nakashima, Y.: EReLA: a low-power reliable coarse-grained reconfigurable architecture processor and its irradiation tests. IEEE Trans. Nucl. Sci. 61(6), 3250–3257 (2014). Scholar
  5. 5.
    Kim, Y., Lee, J., Shrivastava, A., Yoon, J.W., Cho, D., Paek, Y.: High throughput data mapping for coarse-grained reconfigurable architectures. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 30(11), 1599–1609 (2011). Scholar
  6. 6.
    Tran, A.T., Baas, B.M.: Achieving high-performance on-chip networks with shared-buffer routers. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 22(6), 1391–1403 (2014).
  7. 7.
    Killian, C., et al.: Smart reliable network-on-chip. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 22(2), 242–255 (2014).
  8. 8.
    Kim, Y., Mahapatra, R.N.: Dynamic context compression for low-power coarse-grained reconfigurable architecture. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 18(1), 15–28 (2010).
  9. 9.
    Tuwanuti, P., Thongbai, N.: Implementation of vedic multiplier technique on multicore processor. In: TENCON 2014–2014 IEEE Region 10 Conference, pp. 1–6, IEEE (2014).
  10. 10.
    Toro, S., Patil, A., Chavan, Y.V., Patil, S.C., Bormane, D.S., Wadar, S.: Division operation based on Vedic mathematics. In: 2016 IEEE International Conference on Advances in Electronics, Communication and Computer Technology (ICAECCT), pp 450–454, IEEE (2016).
  11. 11.
    Oh, S., Lee, H., Lee, J.: Efficient execution of stream graphs on coarse-grained reconfigurable architectures. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 36(12), 1978–1988 (2017). Scholar
  12. 12.
    Cao, P., Liu, B., Yang, J., Yang, J., Zhang, M., Shi, L.: Context management scheme optimization of coarse-grained reconfigurable architecture for multimedia applications. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 25(8), 2321–2331 (2017).

Copyright information

© Springer Nature Switzerland AG 2020

Authors and Affiliations

  1. 1.Pondicherry Engineering CollegePondicherryIndia

Personalised recommendations