Advertisement

X-Architecture Steiner Minimal Tree Construction Based on Discrete Differential Evolution

  • Hailin Wu
  • Saijuan Xu
  • Zhen Zhuang
  • Genggeng LiuEmail author
Conference paper
Part of the Advances in Intelligent Systems and Computing book series (AISC, volume 1074)

Abstract

As the best connection model for the multi-pin net of the non-Manhattan architecture global routing problem, the X-architecture Steiner Minimum Tree (XSMT) construction is a Non-deterministic Polynomial hard (NP-hard) problem. The Differential Evolution (DE) algorithm has shown good application effect in solving various NP-hard problems. For this reason, based on the idea of DE algorithm, this paper proposes an XSMT construction algorithm for solving this problem. First of all, because the traditional DE algorithm is designed for continuous problems, the optimization ability is limited in solving discrete problems. This paper proposes a novel crossover operator and mutation operator. At the same time, in order to maintain the effectiveness of the evolutionary algorithm, an Edge-to-Point coding strategy suitable for evolutionary algorithms is proposed to better preserve the optimal substructure of the population. Finally, in order to speed up the convergence speed and quality of the algorithm, this paper proposes an initial solution based on the minimum tree generation algorithm. Experiments show that the effectiveness of the proposed algorithm and related strategies can construct a high-quality XSMT solution.

Keywords

XSMT Routing VLSI Steiner minimal tree Different evolution 

Notes

Acknowledgements

This work was partially supported by the National Natural Science Foundation of China (Nos. 61877010 and 11501114), and the Fujian Natural Science Funds (No.2019J01243).

References

  1. 1.
    Garey, M.R., Johnson, D.S.: The rectilinear Steiner tree problem is NP-complete. SIAM J. Appl. Math. 32(4), 826–834 (1977)MathSciNetCrossRefGoogle Scholar
  2. 2.
    Lavagno, L., Markov, I.L., Martin, G., et al.: Electronic Design Automation for IC Implementation, Circuit Design, and Process Technology: Circuit Design, and Process Technology. CRC Press, Boca Raton (2016)CrossRefGoogle Scholar
  3. 3.
    Stroud, C.E., Wang, L.T., Chang, Y.W.: Chapter 1: Introduction. In: Ang, L.T., Chang, Y.W., Cheng, K.T., Electronic Design Automation: Synthesis, Verification, and Testing, pp. 1–38, Elsevier/Morgan Kaufmann (2009)Google Scholar
  4. 4.
    Liu, G.G., Chen, G.L., Guo, W.Z., et al.: DPSO-based rectilinear Steiner minimal tree construction considering bend reduction. In: Proceeding of the 7th International Conference on Natural Computation, pp. 1161–1165 (2011)Google Scholar
  5. 5.
    Held, S., Muller, D., Rotter, D., et al.: Global routing with timing constraints. IEEE Trans. Comput. Aided Des. Integrated Circuits Syst. 37(2), 406–419 (2018)CrossRefGoogle Scholar
  6. 6.
    Siddiqi, U.F., Sait, S.M.: a game theory based post-processing method to enhance VLSI global routers. IEEE Access 5, 1328–1339 (2017)CrossRefGoogle Scholar
  7. 7.
    Coulston, C.S.: Constructing exact octagonal steiner minimal trees. In: Proceedings of the 13th ACM Great Lakes symposium on VLSI, pp. 1–6. ACM (2003)Google Scholar
  8. 8.
    Chiang, C., Chiang, C.S.: Octilinear Steiner tree construction. In: The 2002 45th Midwest Symposium on Circuits and Systems, vol. 1, pp. 1–603 (2002)Google Scholar
  9. 9.
    Zhu, Q., Zhou, H., Jing, T., et al.: Spanning graph-based nonrectilinear steiner tree algorithms. IEEE Trans. Comput. Aided Des. Integrated Circuits Syst. 24(7), 1066–1075 (2006)CrossRefGoogle Scholar
  10. 10.
    Liu, G.G., Chen, G.L., Guo, W.Z.: DPSO based octagonal steiner tree algorithm for VLSI routing. In: Proceeding of the 5th International Conference on Advanced Computational Intelligence (ICACI2012), pp. 383–387 (2012)Google Scholar
  11. 11.
    Liu, G.G., Huang, X., Guo, W.Z., et al.: Multilayer obstacle-avoiding X-architecture Steiner minimal tree construction based on particle swarm optimization. IEEE Trans. Cybern. 45(5), 989–1002 (2015)Google Scholar
  12. 12.
    Liu, G.G., Guo, W.Z., Niu, Y.Z., et al.: A PSO-based timing-driven Octilinear Steiner tree algorithm for VLSI routing considering bend reduction. Soft. Comput. 19(5), 1153–1169 (2015)CrossRefGoogle Scholar
  13. 13.
    Storn, R., Price, K.: Differential evolution – a simple and efficient heuristic for global optimization over continuous spaces. J. Global Optim. 11(4), 341–359 (1997)MathSciNetCrossRefGoogle Scholar
  14. 14.
    Zhou, Y.Z., Yi, W.C., Gao, L., et al.: Adaptive differential evolution with sorting crossover rate for continuous optimization problems. IEEE Trans. Cybern. 47(9), 2742–2753 (2017)CrossRefGoogle Scholar
  15. 15.
    Qiu, X., Xu, J.X., Xu, Y., et al.: A new differential evolution algorithm for minimax optimization in robust design. IEEE Trans. Cybern. 48(5), 1355–1368 (2018)MathSciNetCrossRefGoogle Scholar
  16. 16.
    Yong, W., Hao, L., Long, H., et al.: Differential evolution with a new encoding mechanism for optimizing wind farm layout. IEEE Trans. Ind. Inf. 14(3), 1040–1054 (2018)CrossRefGoogle Scholar
  17. 17.
    Ge, Y.F., Yu, W.J., Lin, Y., et al.: Distributed differential evolution based on adaptive mergence and split for large-scale optimization. IEEE Trans. Cybern. 48(7), 2166–2180 (2018)CrossRefGoogle Scholar
  18. 18.
    Zhou, X.G., Zhang, G.J.: Differential evolution with underestimation-based multimutation strategy. IEEE Trans. Cybern. 49(4), 1353–1364 (2019)CrossRefGoogle Scholar
  19. 19.
    Wang, J., Liang, G., Zhang, J.: Cooperative differential evolution framework for constrained multiobjective optimization. IEEE Trans. Cybern. 49(6), 2060–2072 (2018)CrossRefGoogle Scholar

Copyright information

© Springer Nature Switzerland AG 2020

Authors and Affiliations

  • Hailin Wu
    • 1
  • Saijuan Xu
    • 2
  • Zhen Zhuang
    • 1
    • 3
  • Genggeng Liu
    • 1
    • 3
    Email author
  1. 1.College of Mathematics and Computer SciencesFuzhou UniversityFuzhouChina
  2. 2.Department of Information EngineeringFujian Business UniversityFuzhouChina
  3. 3.Fujian Provincial Key Laboratory of Network Computing and Intelligent Information ProcessingFuzhou UniversityFuzhouChina

Personalised recommendations