Power Efficient Pulse Triggered Flip-Flop Design Using Pass Transistor Logic
In today’s scenario modern electronic systems are in need of compact digital circuits. So, miniaturization of circuits is rapidly growing area. The speed and power consumption of a digital circuit is determined by Flip-flops. The total number of transistors in the clock generation circuit indirectly reduced by the introduction of the pass transistor logic in the existing flip flop design, which also reduces the power consumption of the circuit due to transistor reduction. Reduction of number of transistors in flip-flop design leads to miniaturization of digital circuits. In this paper, the pulse triggered Flip-Flop (FF) for power efficiency is designed and discussed. The AND function in the clock generation circuitry is replaced with the PTL based AND gate circuit. The n-mos transistors are arranged in parallel using the PTL based AND gate and due to faster discharge of the pulse less power is consumed.
KeywordsClock generation circuitry Digital circuits Flip-flops PTL n-mos transistors
- Saranya, L., Arumugam, S.: Optimization of power for sequential elements in pulse triggered flip-flop using low power topologies. Int. J. Sci. Technol. Res. 2(3), 140–145 (2013)Google Scholar
- Phyu, M.W., Goh, W.L., Yeo, K.S.: A low-power static dual edge-triggered flip-flop using an output-controlled discharge configuration. In: 2005 IEEE International Symposium on Circuits and Systems, pp. 2429–2432. IEEE (2005)Google Scholar
- Tschanz, T., Narendra, S., Chen, Z., Borkar, S., Sachdev, M., De, V.: Comparative delay and energy of single edge-triggered and dual edge triggered pulsed flip-flops for high-performance microprocessors. In: Proceedings International Symposium on Low Power Electronics and Design, pp. 207–212. IEEE (2001)Google Scholar
- Weste, N., Harris, D.: CMOS VLSI Design: A Circuits and Systems Perspective, 3rd edn. Pearson, New York (2011)Google Scholar