Advertisement

Design of Low-Power Dual Edge-Triggered Retention Flip-Flop for IoT Devices

  • Ajay Mall
  • Shaweta KhannaEmail author
  • Arti Noor
Conference paper
Part of the Lecture Notes in Electrical Engineering book series (LNEE, volume 597)

Abstract

With the advancement in the VLSI technology, the demand for low power consumption and high performance increased gradually. When the applications of data retention are considered, then the need for advanced memory units is taken into account. This requirement of enhanced memory units is incorporated with the concept of conservation of energy which is achieved by using low-power techniques. In digital circuits, flip-flops are the essential memory and timing elements. New methods and techniques needed to be developed for implementing energy-efficient low-power flip flops. This paper proposes dual edge-triggered flip-flop (DETFF) along with gating technique, one of the most reliable low-power techniques which provide one-time solution to low-power applications. The DETFF circuit based on gating technique is simulated using MENTOR GRAPHICS tool in 180 nm technology. This design is efficient in reducing power dissipation leading to the reduction in area and delay and subsequently leads to the high speed of the device.

Keywords

Low power VLSI Data retention Memory units Energy efficient Dual edge-triggered Flip-Flop 

Notes

Acknowledgements

The authors would like to thank CDAC, Noida, IP University for their support and constant motivation for the successful completion of this work and providing a platform to enhance our skills and practical implementation of this research work.

References

  1. 1.
    Jayakumar, H., Raha, A., Kim, Y., Sutar, S., Lee, W.S., Raghunathan, V.: Energy-efficient system design for IoT. In: IEEE Design Automation Conference (ASP-DAC), 21st Asia and South Pacific. ISSN 2153-697X, pp. 25-28 (2016)Google Scholar
  2. 2.
    Kraijak, S., Tuwanut, P.: A survey on Internet of Things architecture, protocols, applications, security, privacy, real-world implementation and future trend. In: IEEE 16th International Conference on Communications Technology (ICCT 2015), pp. 1–6 (2015)Google Scholar
  3. 3.
    Wahbah, Maisam, Alhawari, M., Mohammad, B., Saleh, H., Ismail, M.: Characterization of human body-based thermal and vibrations energy harvesting for wearable devices. IEEE J. Emerg. Sel. Top. Circuits Syst. 4(3), 354–363 (2014)CrossRefGoogle Scholar
  4. 4.
    Dasari, M., Nikhil, R., Chavan, A.: Novel ultra-low power dual edge triggered retention flip-flop for transiently powered systems. In: IEEE International Advance Computing Conference, pp. 500–504 (2017)Google Scholar
  5. 5.
    Ma, K., Zheng, Y., Li, S., Swaminathan, K., Li, X., Liu, Y., Sampson, J., Xie, Y., Narayanan, V.: Architecture exploration for ambient energy harvesting nonvolatile processors. In: IEEE 21st International Symposium on High Performance Computer Architecture (HPCA), pp. 526–537 (2015)Google Scholar
  6. 6.
    Wu, J., Akingeneye, I., Yand, J.: Energy efficient optimum sensing with energy harvesting power sources. IEEE Access Big Data Green Commun. Comput. ISSN 2169-3536 (2015)Google Scholar
  7. 7.
    Chavan, A., MacDonald, E., Neff, J., Bozeman, E.: Radiation hardened flip-flop design for super and sub threshold voltage operation. In: Proceedings of IEEE aerospace conference, Big Sky, MT, pp. 1–6 (2011)Google Scholar
  8. 8.
    Chen, K.-H.: Power Management Techniques for Integrated Circuit Design, 1st edn. Wiley, Singapore (2016)Google Scholar
  9. 9.
    Mahmoodi-Meimand, H., Roy, K.: Data-Retention Flip-Flops for Power-Down Applications, pp. 677–679. Semiconductor Research Corporation (2004)Google Scholar
  10. 10.
    Chung, W., Lo, T., Sachdev, M.: A comparative analysis of low-power low-voltage dual-edge-triggered flip-flops. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 10(6), 913–918 (2002)Google Scholar
  11. 11.
    Zhao, P., McNeely, J., Golconda, P., Bayoumi, M.A., Barcenas, R.A., Kuang, W.: Low-power clock branch sharing double edge-triggered flip-flop. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 15(3), 338–345 (2007)Google Scholar
  12. 12.
    Zhao, P., Darwish, T.K., Bayoumi, M.A.: High performance and low-power conditional discharge flipflop. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 12(5), 477–484 (2004)Google Scholar
  13. 13.
    Phyu, M.W., Goh, W.L., Yeo, K.S.: A low-power static dual edge triggered flip-flop using an output controlled discharge configuration. In: Proceeding of IEEE International Symposium on Circuits Systems (ISCAS), vol. 3, pp. 2429-2432 (2005)Google Scholar
  14. 14.
    Aliakbar, G., Hamid, M.: Dual-edge triggered static pulsed flip-flops. In: Proceeding of 18th International Conference on VLSI Design, pp. 846–849 (2005)Google Scholar
  15. 15.
    Strollo, A.G.M., De Caro, D., Napoli, E., Petra, N.: A novel high speed sense-amplifier-based flip-flop. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 13(11), 1266–1274 (2005)Google Scholar

Copyright information

© Springer Nature Switzerland AG 2020

Authors and Affiliations

  1. 1.School of ElectronicsCentre for Development of Advanced ComputingNoidaIndia
  2. 2.JSS Academy of Technical EducationNoidaIndia

Personalised recommendations