Accelerating and Activating Recovery Against EM Wearout
As technology scales into the nano-regime, electromigration (EM) issues become a major threat that causes IR drops on the power delivery network (PDN) and can eventually lead to permanent failures. Conventionally, EM has been constrained by design rules during the physical design phase. In this chapter, we present experimental evidence demonstrating that EM recovery can be accelerated and activated by “reversing” the direction of stress (current in the case of EM). The recovery mechanism can be employed to relax the conservative EM design rules at design time and can potentially fix EM issues before catastrophic failure during run time. Similar to the BTI case we demonstrate that EM wearout and recovery can also follow an optimal circadian rhythm leading to an almost complete recovery. The chapter concludes by discussing the implications of EM recovery on potential improvements of chip signoff procedures.
KeywordsElectromigration EM active recovery Power delivery network Circadian rhythm EM signoff
- 1.ITRS Report. http://www.itrs2.net/itrs-reports.html.
- 2.Gracieli Posser, Sachin S Sapatnekar, and Ricardo Reis. Analyzing the electromigration effects on different metal layers and different wire lengths. In Electromigration Inside Logic Cells, pages 93–98. Springer, 2017.Google Scholar
- 3.Bradley Geden. Understand and avoid electromigration (em) & ir-drop in custom ip blocks. Synopsys White Paper, pages 1–6, 2011.Google Scholar
- 4.Jens Lienig and Göran Jerke. Electromigration-aware physical design of integrated circuits. In VLSI Design, 2005. 18th International Conference on, pages 77–82. IEEE, 2005.Google Scholar
- 5.Taeyoung Kim, Xin Huang, Hai-Bao Chen, Valeriy Sukharev, and Sheldon X-D Tan. Learning-based dynamic reliability management for dark silicon processor considering em effects. In Design, Automation & Test in Europe Conference & Exhibition (DATE), 2016, pages 463–468. IEEE, 2016.Google Scholar
- 6.Ki-Don Lee. Electromigration recovery and short lead effect under bipolar-and unipolar-pulse current. In Reliability Physics Symposium (IRPS), 2012 IEEE International, pages 6B–3. IEEE, 2012.Google Scholar
- 7.MH Lin and AS Oates. Ac and pulsed-dc stress electromigration failure mechanisms in cu interconnects. In Interconnect Technology Conference (IITC), 2013 IEEE International, pages 1–3. IEEE, 2013.Google Scholar
- 8.Middle East Technical University Computer Simulation Laboratory (CSL):. http://www.csl.mete.metu.edu.tr/Electromigration/emig.htm.
- 11.Xin Huang, Tan Yu, Valeriy Sukharev, and Sheldon X-D Tan. Physics-based electromigration assessment for power grid networks. In Proceedings of the 51st Annual Design Automation Conference, pages 1–6. ACM, 2014.Google Scholar
- 12.Xin Huang, Valeriy Sukharev, Taeyoung Kim, Haibao Chen, and Sheldon X-D Tan. Electromigration recovery modeling and analysis under time-dependent current and temperature stressing. In 2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC), pages 244–249. IEEE, 2016.Google Scholar
- 13.Jiang Tao, Jone F Chen, Nathan W Cheung, and Chenming Hu. Modeling and characterization of electromigration failures under bidirectional current stress. Electron Devices, IEEE Transactions on, 43(5):800–808, 1996.Google Scholar
- 14.Jaume Abella and Xavier Vera. Electromigration for microarchitects. ACM Computing Surveys (CSUR), 42(2):9, 2010.Google Scholar
- 15.S. Wang, T. Kim, Z. Sun, S. X. D. Tan, and M. B. Tahoori. Recovery-Aware Proactive TSV Repair for Electromigration Lifetime Enhancement in 3-D ICs. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, PP(99):1–13, 2017.Google Scholar
- 20.Digilent Analog Discovery 100MS/s USB Oscilloscope & Logic Analyzer. https://reference.digilentinc.com/_media/analog_discovery:analog_discovery_rm.pdf.
- 21.Mircea R Stan and Paolo Re. Electromigration-aware design. In Circuit Theory and Design, 2009. ECCTD 2009. European Conference on, pages 786–789. IEEE, 2009.Google Scholar
- 22.Xin Huang, Valeriy Sukharev, Taeyoung Kim, and Sheldon X-D Tan. Dynamic electromigration modeling for transient stress evolution and recovery under time-dependent current and temperature stressing. Integration, the VLSI Journal, 2016.Google Scholar
- 23.Cadence Voltus IC Power Integrity Solution: Rapid power signoff and design closure. https://www.cadence.com/content/cadence-www/global/en_US/home/tools/digital-design-and-signoff/silicon-signoff/voltus-ic-power-integrity-solution.html.
- 24.Wei-Ting Chan, Andrew B Kahng, and Siddhartha Nath. Methodology for electromigration signoff in the presence of adaptive voltage scaling. In System Level Interconnect Prediction (SLIP), 2014 ACM/IEEE International Workshop on, pages 1–7. IEEE, 2014.Google Scholar