Advertisement

Proof-Carrying Hardware Versus the Stealthy Malicious LUT Hardware Trojan

  • Qazi Arbab AhmedEmail author
  • Tobias Wiersema
  • Marco Platzner
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 11444)

Abstract

Reconfigurable hardware has received considerable attention as a platform that enables dynamic hardware updates and thus is able to adapt new configurations at runtime. However, due to their dynamic nature, e.g., field-programmable gate arrays (FPGA) are subject to a constant possibility of attacks, since each new configuration might be compromised. Trojans for reconfigurable hardware that evade state-of-the-art detection techniques and even formal verification, are thus a large threat to these devices. One such stealthy hardware Trojan, that is inserted and activated in two stages by compromised electronic design automation (EDA) tools, has recently been presented and shown to evade all forms of classical pre-configuration detection techniques. This paper presents a successful pre-configuration countermeasure against this “Malicious Look-up-table (LUT)”-hardware Trojan, by employing bitstream-level Proof-Carrying Hardware (PCH). We show that the method is able to alert innocent module creators to infected EDA tools, and to prohibit malicious ones to sell infected modules to unsuspecting customers.

References

  1. 1.
    Lattice semiconductor. http://www.latticesemi.com/iCE40. Accessed 21 Nov 2018
  2. 2.
    Bhunia, S., Hsiao, M.S., Banga, M., Narasimhan, S.: Hardware trojan attacks: threat analysis and countermeasures. Proc. IEEE 102(8), 1229–1247 (2014).  https://doi.org/10.1109/JPROC.2014.2334493CrossRefGoogle Scholar
  3. 3.
    Chakraborty, R.S., Saha, I., Palchaudhuri, A., Naik, G.K.: Hardware trojan insertion by direct modification of FPGA configuration bitstream. IEEE Des. Test 30(2), 45–54 (2013).  https://doi.org/10.1109/MDT.2013.2247460CrossRefGoogle Scholar
  4. 4.
    Drzevitzky, S., Kastens, U., Platzner, M.: Proof-carrying hardware: towards runtime verification of reconfigurable modules. In: 2009 International Conference on Reconfigurable Computing and FPGAs, pp. 189–194. IEEE, December 2009.  https://doi.org/10.1109/ReConFig.2009.31
  5. 5.
    Haroldsen, T., Nelson, B., Hutchings, B.: RapidSmith 2: a framework for BEL-level CAD exploration on xilinx FPGAs. In: Proceedings of the 2015 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, pp. 66–69. FPGA 2015, ACM (2015).  https://doi.org/10.1145/2684746.2689085
  6. 6.
    Hicks, M., Finnicum, M., King, S.T., Martin, M.M.K., Smith, J.M.: Overcoming an untrusted computing base: detecting and removing malicious hardware automatically. In: 2010 IEEE Symposium on Security and Privacy, pp. 159–172. IEEE, May 2010.  https://doi.org/10.1109/SP.2010.18
  7. 7.
    Isenberg, T., Platzner, M., Wehrheim, H., Wiersema, T.: Proof-carrying hardware via inductive invariants. ACM Trans. Des. Autom. Electron. Syst. 22(4), 61:11–61:123 (2017).  https://doi.org/10.1145/3054743CrossRefGoogle Scholar
  8. 8.
    Krieg, C., Wolf, C., Jantsch, A.: Malicious LUT: a stealthy FPGA trojan injected and triggered by the design flow. In: 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pp. 1–8. IEEE, November 2016.  https://doi.org/10.1145/2966986.2967054
  9. 9.
    Peikari, C., Chuvakin, A.: Security Warrior. O’Reilly & Associates Inc., Sebastopol (2004)Google Scholar
  10. 10.
    Seed, C.: Arachne-pnr. https://github.com/YosysHQ/arachne-pnr. Accessed 15 Nov 2018
  11. 11.
    Wiersema, T., Drzevitzky, S., Platzner, M.: Memory security in reconfigurable computers: combining formal verification with monitoring. In: International Conference on Field-Programmable Technology (FPT 2014), pp. 167–174. IEEE (2014).  https://doi.org/10.1109/FPT.2014.7082771
  12. 12.
    Wolf, C., Lasser, M.: Project icestorm. http://www.clifford.at/icestorm/
  13. 13.
    Xiao, K., Forte, D., Jin, Y., Karri, R., Bhunia, S., Tehranipoor, M.: Hardware trojans: lessons learned after one decade of research. ACM Trans. Des. Autom. Electron. Syst. 22(1), 6:1–6:23 (2016).  https://doi.org/10.1145/2906147CrossRefGoogle Scholar

Copyright information

© Springer Nature Switzerland AG 2019

Authors and Affiliations

  1. 1.Paderborn UniversityPaderbornGermany

Personalised recommendations