Advertisement

Pulsed Decimal Encoding for IoT Single-Channel Dynamic Signaling

  • Shahzad MuzaffarEmail author
  • Ibrahim (Abe) M. Elfadel
Conference paper
Part of the IFIP Advances in Information and Communication Technology book series (IFIPAICT, volume 500)

Abstract

Pulsed-Index Communication (PIC) is a recent technique for single-channel communication that is based on the principle of transmitting the indices of only the ON bits as a series of pulse streams. In this paper, a modified version of PIC, called Pulsed Decimal Communication (PDC), is presented that uses the same underlying principle but with key improvements in data rate and reliability. Like PIC, PDC is a protocol for single-channel, high-data rate, low-power dynamic signaling that does not require any clock and data recovery. It consists of a three-step algorithm, comprising a segmentation, an encoding, and a sub-segmentation step to achieve higher data rates. The segmentation step splits the data word into smaller segments and therefore smaller decimal numbers to represent them. The encoding step reduces the number of ON bits in the data and relocates them to lower indices. The sub-segmentation step further splits the segments into smaller sub-segments. The complete process significantly reduces the total number of pulses required for transmitting binary data, thus improving the data rate by about 78%. A theoretical model of the PDC protocol is exploited to estimate its data rate and derive the optimum segmentation. Furthermore, PDC is shown to be more reliable than PIC as it eliminates the variations in the number of symbols to be transmitted. The FPGA and ASIC (65 nm technology) implementations of PDC show that the low-power operation and small footprint of PIC are preserved. PDC consumes around \(25\,\upmu \mathrm{W}\) of power at a clock frequency of 25 MHz with a gate count of approximately 2150 gates.

Keywords

Dynamic signaling Single-channel Low-power communication Clock and data recovery Internet of Things Automatic protocol configuration Pulsed-decimal communication Pulsed-index communication 

Notes

Acknowledgments

This work has been supported by the Semiconductor Research Corporation (SRC) under the Abu Dhabi-SRC Center of Excellence on Energy-Efficient Electronic Systems (ACE4S), Contract 2013 HJ2440, with customized funding from the Mubadala Investment Company, Abu Dhabi, UAE.

References

  1. 1.
    Byun, J., Kim, S.H., Kim, D.: Lilliput: ontology-based platform for IoT social networks. In: IEEE International Conference on Services Computing, Anchorage, AK, USA, June–July 2014, pp. 139–146 (2014)Google Scholar
  2. 2.
    Dayu, S., Huaiyu, X., Ruidan, S., Zhiqiang, Y.: A GEO-related IoT applications platform based on Google map. In: 7th IEEE International Conference on e-Business Engineering (ICEBE), Shanghai, China, pp. 380–384, November 2010Google Scholar
  3. 3.
    dos Reis Filho, C.A., da Silva, E.P., Azevedo, E.D.L., Seminario, J.A.P., Dibb, L.: Monolithic data circuit-terminating unit (DCU) for a one-wire vehicle network. In: Proceedings of the 24th European Solid-State Circuits Conference (ESSCIRC 1998), Hague, Netherlands, pp. 228–231, September 1998Google Scholar
  4. 4.
    Hsu, J.M., Chen, C.Y.: A sensor information gateway based on thing interaction in IoT-IMS communication platform. In: Tenth International Conference on Intelligent Information Hiding and Multimedia Signal Processing (IIH-MSP), Kitakyushu, Japan, pp. 835–838, August 2014Google Scholar
  5. 5.
    MAXIM. OneWireViewer User’s Guide, Version 1.4. AN3358 (2009)Google Scholar
  6. 6.
    Muzaffar, S., Elfadel, I.A.M.: Power management of pulsed-index communication protocols. In: 33rd IEEE International Conference on Computer Design (ICCD), New York, NY, USA, pp. 375–378, October 2015Google Scholar
  7. 7.
    Muzaffar, S., Elfadel, I.A.M.: Timing and robustness analysis of pulsed-index protocols for single-channel IoT communications. In: 23rd IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC 2015), Daejeon, South Korea, pp. 225–230, October 2015Google Scholar
  8. 8.
    Muzaffar, S., Elfadel, I.A.M.: A versatile hardware platform for the development and characterization of IoT sensor networks. In: 59th IEEE International Midwest Symposium on Circuits and Systems (MWSCAS 2016), Abu Dhabi, UAE, pp. 1–4, October 2016Google Scholar
  9. 9.
    Muzaffar, S., Saeed, N., Elfadel, I.A.M.: Automatic protocol configuration in single-channel low-power dynamic signaling for IoT devices. In: 24th IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC 2016), Tallinn, Estonia, pp. 1–6, September 2016Google Scholar
  10. 10.
    Muzaffar, S., Yoo, J., Shabra, A., Elfadel, I.A.M.: A pulsed-index technique for single-channel, low-power, dynamic signaling. In: Design, Automation and Test In Europe (DATE 2015), Grenoble, France, pp. 1485–1490, March 2015Google Scholar
  11. 11.
    Muzaffar, S., Elfadel, I.A.M.: A pulsed decimal technique for single-channel, dynamic signaling for IoT applications. In: 25th IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC), Abu Dhabi, UAE, pp. 1–6, October 2017Google Scholar
  12. 12.
    Loh, M., Emami-Neyestanak, A.: All-digital CDR for high-density, high-speed I/O. In: 12th IEEE Symposium on VLSI Circuits (VLSIC 2010), Honolulu, HI, USA, pp. 147–148, June 2010Google Scholar
  13. 13.
    Soh, L.-K., Wong, W.-T.: A 2.5–12.5 Gbps interpolator-based clock and data recovery circuit for FPGA. In: 4th Asia Symposium on Quality Electronic Design (ASQED), Penang, Malaysia, pp. 373–379, July 2012Google Scholar
  14. 14.
    Loh, M., Emami-Neyestanak, A.: A 3x9 Gb/s shared, all-digital CDR for high-speed, high-density I/O. IEEE J. Solid-State Circ. (JSSC) 47(3), 641–651 (2012)CrossRefGoogle Scholar
  15. 15.
    Du, Q., Zhuang, J., Kwasniewski, T.: A 2.5 Gb/s, low power clock and data recovery circuit. In: 20th Canadian Conference on Electrical and Computer Engineering (CCECE), Vancouver, BC, Canada, pp. 526–529, April 2007Google Scholar
  16. 16.
    Urano, Y., Yun, W.-J., Kuroda, T., Ishikuro, H.: A 1.26 mW/Gbps 8 locking cycles versatile all-digital CDR with TDC combined DLL. In: 45th IEEE International Symposium on Circuits and Systems (ISCAS 2013), Beijing, China, pp. 1576–1579, May 2013Google Scholar

Copyright information

© IFIP International Federation for Information Processing 2019

Authors and Affiliations

  1. 1.Khalifa University of Science and TechnologyAbu DhabiUAE

Personalised recommendations