Lifetime Enhancement of Non-Volatile Caches by Exploiting Dynamic Associativity Management Techniques

  • Sukarn AgarwalEmail author
  • Hemangee K. Kapoor
Conference paper
Part of the IFIP Advances in Information and Communication Technology book series (IFIPAICT, volume 500)


By showcasing the attractive features like high density and low static power, the emerging Non-Volatile Memories (NVMs) have recently being accepted act as a prominent choice in the memory hierarchy, including caches. However, the limited write endurance with the write variation introduced by the applications and the existing cache management policies leads to an early breakdown of NVM cells, thus reducing the effective lifetime.

This chapter presents efficient techniques to improve the lifetime by mitigating inter-set write variation. Our first technique: FSSRP partitions the cache into groups of sets called fellow groups. Each set has two logical parts: Normal and Reserve. Sets within the fellow group can use the reserve part of its fellow sets to distribute the uneven writes. The second technique: FSDRP, based on FSSRP, partitions the cache vertically into equal-sized windows and use a different window one at a time as a reserve part during the execution to disperse the writes uniformly. Experimental results using full system simulation show a significant reduction in inter-set write variation over the baseline and existing technique.


Cache memory Non-Volatile Memory Inter-set write variation Lifetime Fellow sets Dynamic Associativity Management 


  1. 1.
    Binkert, N., et al.: The gem5 simulator. SIGARCH Comput. Archit. News 39(2), 1–7 (2011)CrossRefGoogle Scholar
  2. 2.
    Dong, X., Xu, C., Xie, Y., Jouppi, N.P.: NVSim: a circuit-level performance, energy, and area model for emerging nonvolatile memory. IEEE Trans. Comput.-Aided Des. Integr. Circ. Syst. 31, 994–1007 (2012)CrossRefGoogle Scholar
  3. 3.
    Bienia, C., Kumar, S., Singh, J.P., Li, K.: The PARSEC benchmark suite: characterization and architectural implications. In: International Conference on Parallel Architectures and Compilation Techniques (PACT), pp. 72–81 (2008)Google Scholar
  4. 4.
    Apalkov, D., et al.: Spin-transfer torque magnetic random access memory. J. Emerg. Technol. Comput. Syst. 9(2), 13:1–13:35 (2013). Article 13Google Scholar
  5. 5.
    Qureshi, M.K., Gurumurthi, S., Rajendran, B.: Phase Change Memory: From Devices to Systems, 1st edn. Morgan & Claypool Publishers, San Rafael (2011)Google Scholar
  6. 6.
    Kim, Y.B., et al.: Bi-layered RRAM with unlimited endurance and extremely uniform switching. In: Symposium on VLSI Technology - Digest of Technical Papers, pp. 52–53 (2011)Google Scholar
  7. 7.
    Mittal, S., Vetter, J.S., Li, D.: A survey of architectural approaches for managing embedded DRAM and non-volatile on-chip caches. IEEE Trans. Parallel Distrib. Syst. 26(6), 1524–1537 (2015)CrossRefGoogle Scholar
  8. 8.
    Wang, J., Dong, X., Xie, Y., Jouppi, N.P.: i2WAP: improving non-volatile cache lifetime by reducing inter- and intra-set write variations. In: IEEE 19th International Symposium on High Performance Computer Architecture (HPCA), pp. 234–245 (2013)Google Scholar
  9. 9.
    Jokar, M.R., Arjomand, M., Sarbazi-Azad, H.: Sequoia: a high-endurance NVM-based cache architecture. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 24(3), 954–967 (2016)CrossRefGoogle Scholar
  10. 10.
    Qureshi, M.K., Thompson, D., Patt, Y.N.: The V-Way cache: demand-based associativity via global replacement. In: 32nd International Symposium on Computer Architecture (ISCA 2005), pp. 544–555 (2005)Google Scholar
  11. 11.
    Sanchez, D., Kozyrakis, C.: The ZCache: decoupling ways and associativity. In: 43rd Annual IEEE/ACM International Symposium on Microarchitecture, pp. 187–198 (2010)Google Scholar
  12. 12.
    Das, S., Kapoor, H.K.: Dynamic associativity management in tiled CMPs by runtime adaptation of fellow sets. IEEE Trans. Parallel Distrib. Syst. 28(8), 2229–2243 (2017)CrossRefGoogle Scholar
  13. 13.
    Chen, Y., et al.: On-chip caches built on multilevel spin-transfer torque RAM cells and its optimizations. J. Emerg. Technol. Comput. Syst. 9(2), 16:1–16:22 (2013). Article 16Google Scholar
  14. 14.
    Wang, S., Duan, G., Li, Y., Dong, Q.: Word- and partition-level write variation reduction for improving non-volatile cache lifetime. ACM Trans. Des. Autom. Electron. Syst. 23(1), 4:1–4:18 (2017). Article 4Google Scholar
  15. 15.
    Soltani, M., Ebrahimi, M., Navabi, Z.: Prolonging lifetime of non-volatile last level caches with cluster mapping. In: International Great Lakes Symposium on VLSI (GLSVLSI), pp. 329–334 (2016)Google Scholar
  16. 16.
    Mittal, S., Vetter, J.S.: Addressing inter-set write-variation for improving lifetime of non-volatile caches. In: 5th Annual Non-volatile Memories Workshop University of California (2014)Google Scholar
  17. 17.
    Kim, C.H., Kim, J.J., Mukhopadhyay, S., Roy, K.: A forward body-biased-low-leakage SRAM cache: device and architecture considerations. In: Proceedings of the International Symposium on Low Power Electronics and Design, pp. 6–9 (2003)Google Scholar
  18. 18.
    Agarwal, S., Kapoor, H.K.: Targeting inter set write variation to improve the lifetime of non-volatile cache using fellow sets. In: IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC), pp. 1–6 (2017)Google Scholar
  19. 19.
    Wu, X., Li, J., Zhang, L., Speight, E., Xie, Y.: Power and performance of read-write aware Hybrid Caches with non-volatile memories. In: Design, Automation & Test in Europe Conference & Exhibition, pp. 737–742 (2009)Google Scholar
  20. 20.
    Agarwal, S., Kapoor, H.K.: Restricting writes for energy-efficient hybrid cache in multi-core architectures. In: IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC), pp. 1–6 (2016)Google Scholar
  21. 21.
    Park, S.P., Gupta, S., Mojumder, N., Raghunathan, A., Roy, K.: Future cache design using STT MRAMs for improved energy efficiency: devices, circuits and architecture. In: DAC Design Automation Conference, pp. 492–497 (2012)Google Scholar
  22. 22.
    Mishra, A.K., Dong, X., Sun, G., Xie, Y., Vijaykrishnan, N., Das, C.R.: Architecting on-chip interconnects for stacked 3D STT-RAM caches in CMPs. In: International Symposium on Computer Architecture (ISCA), pp. 69–80 (2011)Google Scholar
  23. 23.
    Huai, Y.: Spin-transfer torque MRAM (STT-MRAM): challenges and prospects. AAPPS Bull. 18(6), 33–40 (2008)Google Scholar

Copyright information

© IFIP International Federation for Information Processing 2019

Authors and Affiliations

  1. 1.Department of Computer Science and EngineeringIndian Institute of Technology GuwahatiGuwahatiIndia

Personalised recommendations