Advertisement

Implementing Control Algorithms with FPGAs

  • Alexander BarkalovEmail author
  • Larysa Titarenko
  • Małgorzata Mazurkiewicz
Chapter
Part of the Studies in Systems, Decision and Control book series (SSDC, volume 195)

Abstract

The chapter is devoted with FPGA-based implementing control algorithms represented using the language of graph-schemes of algorithms. We use models of Mealy and Moore finite state machines (FSM) to design the circuits of control units. We start from single-level FSM circuits implemented using look-up table (LUT) elements and/or embedded memory blocks (EMB). These methods are illustrated using standard benchmark FSMs. Next, the methods of structural decomposition are discussed. We discuss how to reduce hardware using the replacement of logical conditions, encoding the collections of microoperations, encoding the terms, and transformation of objects. We show how to use the pseudoequivalent states for optimization of logic circuits of Moore FSMs. The third section is devoted to hardware reduction of Moore FSMs targeting the replacement of logical conditions. At last, we discuss how to optimize hardware replacing state registers by state counters. The discussed methods target control units based on models of Moore FSMs.

References

  1. 1.
    S. Achasova, Synthesis algorithms for automata with PLAs. M: Soviet radio (1987)Google Scholar
  2. 2.
    Altera. http://www.altera.com. Accessed January 2016
  3. 3.
    S. Baranov, Logic Synthesis of Control Automata (Kluwer Academic Publishers, USA, 1994)CrossRefGoogle Scholar
  4. 4.
    A. Barkalov, Principles of logic optimization for Moore microprogram automaton. Cybern. Syst. Anal. 34(1), 54–60 (1998)CrossRefGoogle Scholar
  5. 5.
    A. Barkalov, A. Barkalov Jr., Synthesis of finite-state machines with transformation of the object’s codes, in Proceedings of the International Conference TCSET’2004, Lviv, Ukraina, 2004. Lviv Polytechnic National University, Publishing House of Lviv Polytechnic, Lviv, pp. 61–64Google Scholar
  6. 6.
    A. Barkalov, A. Barkalov Jr., Design of Mealy finite-state machines with the transformation of object codes. Int. J. Appl. Math. Comput. Sci. 15(1), 151–158 (2005)MathSciNetzbMATHGoogle Scholar
  7. 7.
    A. Barkalov, L. Titarenko, Logic Synthesis for Compositional Microprogram Control Units, vol. 22 (Springer, Berlin, 2008)zbMATHGoogle Scholar
  8. 8.
    A. Barkalov, L. Titarenko, Logic Synthesis for FSM-Based Control Units. Lecture Notes in Electrical Engineering, vol. 53 (Springer, Berlin, 2009)Google Scholar
  9. 9.
    A. Barkalov, L. Titarenko, A. Barkalov Jr., Structural decomposition as a tool for the optimization of an FPGA-based implementation of a Mealy FSM. Cybern. Syst. Anal. 48(2), 313–322 (2012)CrossRefGoogle Scholar
  10. 10.
    A. Barkalov, L. Titarenko, S. Chmielewski, Reduction in the number of PAL macrocells int the circuit of a Moore FSM. Int. J. Appl. Math. Comput. Sci. 17(4), 565–675 (2007)MathSciNetCrossRefGoogle Scholar
  11. 11.
    A. Barkalov, L. Titarenko, M. Kołopieńczyk, K. Mielcarek, G. Bazydło, Logic Synthesis for FPGA-Based Finite State Machines. Studies in Systems, Decision and Control, vol. 38 (Springer International Publishing, Cham, 2015)Google Scholar
  12. 12.
    R. Czerwinski, D. Kania, Area and speed oriented synthesis of FSMs for PAL-based CPLDs. Microprocess. Microsyst. 36(1), 45–61 (2012)CrossRefGoogle Scholar
  13. 13.
    R. Czerwinski, D. Kania, Finite State Machine Logic Synthesis for Complex Programmable Logic Devices. Lecture Notes in Electrical Engineering, vol. 231 (Springer, Berlin, 2013)CrossRefGoogle Scholar
  14. 14.
    M. Kołopieńczyk, A. Barkalov, L. Titarenko, Hardware reduction for RAM-based Moore FSMs, in 7th International Conference on Human System Interactions - HSI 2014, Lisbon, Portugal (2014), pp. 255–260Google Scholar
  15. 15.
    M. Kołopieńczyk, L. Titarenko, A. Barkalov, Design of EMB-based Moore FSMS. J. Circuits Syst. Comput. 26(7), 1–23 (2017)CrossRefGoogle Scholar
  16. 16.
    I. Kuon, R. Tessier, J. Rose, FPGA architecture: survey and challenges. Found. Trends Electron. Des. Autom. (2008). Lightning SourceGoogle Scholar
  17. 17.
    C. Maxfield, The Design Warrior’s Guide to FPGAs (Academic Press Inc, Orlando, 2004)Google Scholar
  18. 18.
    C. Maxfield, FPGAs: Instant access. Newnes (2008)Google Scholar
  19. 19.
    E. McCluskey, Logic Design Principles (Prentice Hall, Englewood Cliffs, 1986)Google Scholar
  20. 20.
    G. De Micheli, Synthesis and Optimization of Digital Circuits (McGraw-Hill, New York, 1994)Google Scholar
  21. 21.
    P. Minns, I. Elliot, FSM-based digital design using Verilog HDL (Wiley, New Jersey, 2008)CrossRefGoogle Scholar
  22. 22.
    M. Rawski, T. Łuba, Z. Jachna, P. Tomaszewicz, The influence of functional decomposition on modern digital design process, Design of Embedded Control Systems (Springer, Boston, 2005), pp. 193–203CrossRefGoogle Scholar
  23. 23.
    C. Scholl, Functional Decomposition with Application to FPGA Synthesis (Kluwer Academic Publishers, Boston, 2001)CrossRefGoogle Scholar
  24. 24.
    V. Sklyarov, Synthesis and implementation of RAM-based finite state machines in FPGAs, in Proceedings of Field-Programmable Logic and Applications: The Roadmap to Reconfigurable Computing, Villach, 2000 (Springer, Berlin), pp. 718–728Google Scholar
  25. 25.
    V. Sklyarov, I. Skliarova, A. Barkalov, L. Titarenko, Synthesis and Optimization of FPGA-Based Systems. Lecture Notes in Electrical Engineering, vol. 294 (Springer, Berlin, 2014)CrossRefGoogle Scholar
  26. 26.
    A. Tiwari, K. Tomko, Saving power by mapping finite-state machines into embedded memory blocks in FPGAs, in Proceedings of the Conference on Design, Automation and Test in Europe, vol. 2 (IEEE Computer Society, 2004), pp. 916–921Google Scholar
  27. 27.
    Xilinx. http://www.xilinx.com. Accessed January 2018
  28. 28.
    Xilinx. ISE foundation. http://www.xilinx.com. Accessed January 2018
  29. 29.
    S. Yang, Logic synthesis and optimization benchmarks user guide. Technical report, Microelectronic Center of North Carolina, 1991Google Scholar
  30. 30.
    S. Yanushkevich, V. Shmerko, Introduction to Logic Design (CRC Press, USA, 2008)CrossRefGoogle Scholar

Copyright information

© Springer Nature Switzerland AG 2019

Authors and Affiliations

  • Alexander Barkalov
    • 1
    Email author
  • Larysa Titarenko
    • 1
    • 2
  • Małgorzata Mazurkiewicz
    • 3
  1. 1.Institute of Metrology, Electronics and Computer ScienceUniversity of Zielona GoraZielona GoraPoland
  2. 2.Kharkiv National University of Radio ElectronicsKharkivUkraine
  3. 3.Institute of Control and Computation EngineeringUniversity of Zielona GoraZielona GoraPoland

Personalised recommendations