Proceedings of the 5th International Conference on Applications in Nonlinear Dynamics pp 199-210 | Cite as

# Analog-to-Digital Converters Employing Chaotic Internal Circuits to Maximize Resolution-Bandwidth Product - Turbo ADC

## Abstract

By applying information theoretic concepts to analog-to-digital convertor (ADC) design, we have created a mathematical framework from which the fundamental limit for the resolution-bandwidth product of any ADC may be derived. We found the surprising result that the limiting resolution of any ADC is proportional to oversampling-ratio (OSR), as opposed to widely-held belief that the resolution is proportional to \(log_2(OSR)\), a dramatic increase in the achievable resolution. This result, which resembles Shannon’s well-known result for the capacity of a communication channel, represents a paradigm shift in our understanding of data conversion methods and provides encouragement that new methods may be found. Furthermore, to achieve this theoretical limit, the internal analog modulator (or filter) of an ADC should be a chaotic system, so that both small as well as large changes in the input signal cause large (but bounded) deterministic changes at the output of the modulator - analogous to the “Butterfly effect”. This led us to discover a new class of ADCs, which we call TurboADC’s, that can trade off resolution for bandwidth on the fly, keeping their product equal to the fundamental information theoretic limit. These designs impose modest requirements on the analog front-end resources and power at the expense of greater complexity in the back-end decoder. A discrete-time TurboADC proposed here is a hybrid of a 1st order Delta-Sigma modulator and a Cyclic ADC, with the best features of both designs - oversampling, noise shaping, and simplicity from the Sigma-delta ADC approach and fast half-interval searching from Cyclic ADC’s. Simulations of the proposed TurboADC confirm our finding that the resolution of an ADC may approach fundamental limit of *OSR* bits within the baseband.

## References

- 1.F. Maloberti,
*Data Converters*(Springer, Berlin, 2007), pp. 141–208Google Scholar - 2.P.M. Aziz, H.V. Sorensen, J. vn der Spiegel, An overview of sigma-delta converters. IEEE Signal Process. Mag.
**13**(1), 61–84 (1996)CrossRefGoogle Scholar - 3.R.H. Walden, Analog-to-digital converter survey and analysis. IEEE J. Sel. Areas Commun.
**17**(4), 539–550 (1999)MathSciNetCrossRefGoogle Scholar - 4.S.R. Norsworthy, R. Schreier, G.C. Temes, IEEE Circuit & Systems Society,
*Delta-Sigma Data Converters: Theory, Design, and Simulation*(IEEE Press, 1997)Google Scholar - 5.I. Galton, H.T. Jensen, Delta-Sigma modulator based A/D conversion without oversampling. IEEE Trans. Circuits Syst. II Analog. Digit. Signal Process.
**42**(12), 773–784 (1995)CrossRefGoogle Scholar - 6.M. Marijan, Z. Ignjatovic, Code division parallel delta-sigma A/D converter with probabilistic iterative decoding, in
*Proceedings of 2010 IEEE International Symposium on Circuits and Systems, Paris*(2010), pp. 4025–4028Google Scholar - 7.M. Marijan, Z. Ignjatovic, Reconstruction of oversampled signals from the solution space of delta-sigma modulated sequences, in
*IEEE 54th International Midwest Symposium on Circuits and Systems (MWSCAS), Seoul*(2011), pp. 1–4Google Scholar - 8.B. Murmann, ADC Performance Survey 1997–2017, http://web.stanford.edu/~murmann/adcsurvey.html
- 9.E. Martens et al., A 48-dB DR 80-MHz BW 8.88-GS, s bandpass \(\varDelta \varSigma \) ADC for RF digitization with integrated PLL and polyphase decimation filter in 40 nm CMOS, in
*Symposium on VLSI Circuits - Digest of Technical Papers. Honolulu, HI*(2011), pp. 40–41Google Scholar - 10.Z. Ignjatovic, M. Sterling, Information-theoretic approach to A/D conversion. IEEE Trans. Circuits Syst. I Regul. Pap.
**60**(9), 2249–2262 (2013)MathSciNetCrossRefGoogle Scholar - 11.C. Shannon,
*The Mathematical Theory of Communication*(University of Illinois Press, Urbana, 1998)Google Scholar - 12.M. Marijan, Z. Ignjatovic, Non-linear reconstruction of delta-sigma modulated signals: randomized surrogate constraint decoding algorithm. IEEE Trans. Signal Process.
**61**(21), 5361–5373 (2013)CrossRefGoogle Scholar - 13.S. Kaczmarz, Angenaherte auflosung von systemen linearer gleichungen. Bull. Int. Lacademie Pol. Sci. Lett.
**35**, 355–357 (1937)zbMATHGoogle Scholar - 14.S. Agmon, The relaxation method for linear inequalities. Can. J. Math.
**6**, 382–392 (1954)MathSciNetzbMATHCrossRefGoogle Scholar - 15.T. Motzkin, I. Schoenberg, The relaxation method for linear inequalities. Can. J. Math.
**6**, 393–404 (1954)MathSciNetzbMATHCrossRefGoogle Scholar - 16.M. Mishali, Y.C. Eldar, O. Dounaevsky, E. Shoshan, Xampling: analog to digital at sub-nyquist rates. IET Circuits Devices Syst.
**5**(1), 8–20 (2011)CrossRefGoogle Scholar