Implementation of Turbo Code Based Xilinx System Generator

  • Mahmood F. MoslehEmail author
  • Mais F. Abid
  • Mohammed Al-Sadoon
Conference paper
Part of the Lecture Notes of the Institute for Computer Sciences, Social Informatics and Telecommunications Engineering book series (LNICST, volume 263)


The turbo code (TC) is one of the most type of Forward error correction (FEC) code that used in Third Generation Partnership Project (3GPP) which standardization works by the Long Term Evolution (LTE). In this paper an integrated system based TC by LTE standard is implemented. A Simulink model is designed using Xilinx System Generator (XSG) applied by MATLAB version R2012a, ISE design suite version 14.5 and applied by Xilinx Spartan 6 xc6sIx45t-fgg484 board using FPGA clock period 10 ns. The system is tested in two steps, in the first one, the Spartan kit is connected within loop of transmitter and receiver. In the second step the Spartan kit is connected to execute the whole system and display the output signal using real scope device. The results confirm that the proposed system is decoded the original signal without any errors.


Turbo code Xilinx system generator Spartan 


  1. 1.
    Spanos, A., et al.: Reduced complexity rate-matching/de-matching architecture for the LTE turbo code. In: 2014 21st IEEE International Conference on Electronics, Circuits and Systems (ICECS), pp. 411–414. IEEE (2014)‏Google Scholar
  2. 2.
    Taskaldiran, M., Morling, R.C., Kale, I.: The modified Max-Log-MAP turbo decoding algorithm by extrinsic information scaling for wireless applications. In: Powell, S., Shim, J. (eds.) Wireless Technology. Lecture Notes in Electrical Engineering, vol. 44, pp. 203–213. Springer, Boston (2009). Scholar
  3. 3.
    Lin, S., Costello, D.J.: Error Control Coding. Prentice Hall, Englewood Cliffs (2004)zbMATHGoogle Scholar
  4. 4.
    Kang, B., et al.: Power-efficient implementation of turbo decoder in SDR system. In: IEEE International SOC Conference, Proceedings, pp. 119–122. IEEE (2004)‏Google Scholar
  5. 5.
    Huang, L., et al.: A high speed turbo decoder implementation for CPU-based SDR system. In: Proceeding of IET International Conference on Communication Technology and Application, pp. 19–23 (2011)Google Scholar
  6. 6.
    Tripathi, S., Mathur, R., Arya, J.: Unified 3GPP and 3GPP2 turbo encoder FPGA implementation using run-time partial reconfiguration. In: Wireless Telecommunications Symposium (WTS), pp. 1–8. IEEE (2010)‏Google Scholar
  7. 7.
    Yoge, D.R.N., Chandrachoodan, N.: GPU implementation of a programmable turbo decoder for software defined radio applications. In: 2012 25th International Conference on VLSI Design (VLSID), pp. 149–154. IEEE (2012)Google Scholar
  8. 8.
    Raut, R.D., Kulat, K.D.: Int. J. Comput. Appl. (0975-8887) 1(24) (2010)Google Scholar
  9. 9.
    Sadjadpour, H.R., Sloane, N.J.A., Salehi, M., Nebe, G.: Interleaver design for turbo codes. IEEE J. Sel. Areas Commun. 19(5), 831–837 (2001)CrossRefGoogle Scholar
  10. 10.
    Yoo, I., Kim, B., Park, I.-C.: Reverse rate matching for low-power LTE-advanced turbo decoders. IEEE Trans. Circuits Syst. I Regul. Pap. 62(12), 2920–2928 (2015)MathSciNetCrossRefGoogle Scholar
  11. 11.
    Nithya, B., Pandiaraj, P., Thenkumari, K.: Development of error correction mechanism based on RCIC turbo codes. LTE Network, Elysium Journal (2015)Google Scholar

Copyright information

© ICST Institute for Computer Sciences, Social Informatics and Telecommunications Engineering 2019

Authors and Affiliations

  • Mahmood F. Mosleh
    • 1
    Email author
  • Mais F. Abid
    • 1
  • Mohammed Al-Sadoon
    • 2
  1. 1.Electrical Engineering Technical CollegeMiddle Technical UniversityBaghdadIraq
  2. 2.School of Engineering and InformaticsBradford UniversityBradfordUK

Personalised recommendations