A Hybrid Approach to Fault Detection in One Round of PP-1 Cipher

  • Ewa IdzikowskaEmail author
Conference paper
Part of the Advances in Intelligent Systems and Computing book series (AISC, volume 889)


Deliberate injection of faults into cryptographic devices is an effective cryptanalysis technique against symmetric and asymmetric encryption algorithms. In this paper we describe concurrent error detection (CED) approach against such attacks in substitution-permutation network symmetric block ciphers on the example of PP-1 cipher. The specific objective of the design is to develop a method suitable for compact ASIC implementations targeted to embedded systems such as smart cards, cell phones, PDAs, and other mobile devices, such that the system is resistant to fault attacks. To provide the error detection it is proposed to adopt a hybrid approach consisting of multiple parity bits in combination with time redundancy. Taking such an approach gives a better ability to detect faults than simple parity codes. The proposed hybrid CED scheme is aimed at area-critical embedded applications, and achieves effective detection for single faults and most multiple faults. The system can detect the errors shortly after the faults are induced because the detection latency is only the output delay of each operation.


Concurrent error detection PP-1 block cipher Parity bit code Fault detection Time redundancy 



This research has been supported by Polish Ministry of Science and Higher Education under grant 04/45/DSPB/0163.


  1. 1.
    Bar-El, H., Choukri, H., Naccache, D., Tunstall, M., Whelan, C.: The sorcerer’s apprentice guide to fault attacks. Proc. IEEE 94, 370–382 (2006)CrossRefGoogle Scholar
  2. 2.
    Bertoni, G., Breveglieri, L., Koren, I., Maistri, P., Piuri, V.: On the propagation of faults and their detection in a hardware implementation of the advanced encryption standard. In: Proceedings of Conference on Application-Specific Systems, Architectures, and Processors, pp. 303–312 (2002)Google Scholar
  3. 3.
    Biham, E., Shamir, A.: Differential fault analysis of secret key cryptosystems. In: Proceedings of Cryptology (1997)Google Scholar
  4. 4.
    Boneh, D., DeMillo, R., Lipton, R.: On the importance of checking cryptographic protocols for faults. In: Proceedings of Eurocrypt. LNCS, vol. 1233, pp. 37–51. Springer (1997Google Scholar
  5. 5.
    Boneh, D., DeMillo, R., Lipton, R.: On the importance of eliminating errors in cryptographic computations. J. Cryptol. 14, 101–119 (2001)MathSciNetCrossRefGoogle Scholar
  6. 6.
    Bucholc, K., Chmiel, K., Grocholewska-Czuryło, A., Stokłosa, J.: PP-1 block cipher. Pol. J. Environ. Stud. 16(5B), 315–320 (2007)zbMATHGoogle Scholar
  7. 7.
    Idzikowska, E., Bucholc, K.: Error detection schemes for CED in block ciphers. In: Proceedings of the 5th IEEE/IFIP International Conference on Embedded and Ubiquitous Computing EUC, Shanghai, pp. 22–27 (2008)Google Scholar
  8. 8.
    Idzikowska, E.: CED for involutional functions of PP-1 cipher. In: Proceedings of the 5th International Conference on Future Information Technology. Busan (2010)Google Scholar
  9. 9.
    Idzikowska, E.: CED for S-boxes of symmetric block ciphers. Electr. Rev. 56(10), 1179–1183 (2010)Google Scholar
  10. 10.
    Idzikowska, E.: An operation-centered approach to fault detection in key scheduling module of cipher. Electr. Rev. 93(1), 96–99 (2017)Google Scholar
  11. 11.
    Joshi, N., Wu, K., Karri, R.: Concurrent error detection schemes for involution ciphers. In: Proceedings of the 6th International Workshop CHES 2004. LNCS, vol. 3156, pp, 153–160. Springer (2004)Google Scholar
  12. 12.
    Wu, K., Karri, R., Kouznetzov, G., Goessel, M.: Low cost concurrent error detection for the advanced encryption standard. In: International Test Conference 2004, pp. 1242–1248 (2004)Google Scholar
  13. 13.
    Yen, C.-H., Wu, B.-F.: Simple error detection methods for hardware implementation of advanced encryption standard. IEEE Trans. Comput. 55(6), 720–731 (2006)CrossRefGoogle Scholar

Copyright information

© Springer Nature Switzerland AG 2019

Authors and Affiliations

  1. 1.Poznań University of TechnologyPoznańPoland

Personalised recommendations