Exploring the Effects of Code Optimizations on CPU Frequency Margins

  • Konstantinos ParasyrisEmail author
  • Nikolaos Bellas
  • Christos D. Antonopoulos
  • Spyros Lalis
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 11203)


Chip manufactures introduce redundancy at various levels of CPU design to guarantee correct operation even for worst-case combinations of non-idealities in process variation and system operation conditions. This redundancy is implemented partly in the form of voltage/frequency margins. However, for a wide range of real-world execution scenarios, these margins are excessive and translate to increased power and energy consumption. Among the various factors that affect the degree to which these margins are actually needed to avoid errors during program execution, the impact of compiler and source code optimizations has not been explored yet. In this work, we study the effect of such optimizations on the frequency margins and the energy efficiency of applications in the ARM Cortex-A53 processor.


Energy efficiency Compiler optimizations Frequency margins 


  1. 1.
    Ashraf, R.A., Gioiosa, R., Kestor, G., DeMara, R.F.: Exploring the effect of compiler optimizations on the reliability of HPC applications. In: Processing on the International Parallel and Distributed Processing Symposium Workshops (IPDPSW), pp. 1274–1283 (2017)Google Scholar
  2. 2.
    Bacha, A., Teodorescu, R.: Using ECC feedback to guide voltage speculation in low-voltage processors. In: Proceedings of 47th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO), pp. 306–318, December 2014.
  3. 3.
    Bacha, A., Teodorescu, R.: Dynamic reduction of voltage margins by leveraging on-chip ECC in itanium II processors. SIGARCH Comput. Archit. News 41(3), 297–307 (2013). Scholar
  4. 4.
    Bergman, K., Borkar, S., Campbell, D., Carlson, W., Dally, W., et al.: Exascale computing study: technology challenges in achieving exascale systems. Technical report, DARPA IPT (2008)Google Scholar
  5. 5.
    Bienia, C., Kumar, S., Singh, J.P., Li, K.: The PARSEC benchmark suite: characterization and architectural implications. In: Proceedings of the 17th International Conference on Parallel Architectures and Compilation Techniques (PACT), pp. 72–81. ACM (2008)Google Scholar
  6. 6.
    Das, S., et al.: A self-tuning DVS processor using delay-error detection and correction. IEEE J. Solid State Circuits 41(4), 792–804 (2006)CrossRefGoogle Scholar
  7. 7.
    Henning, J.L.: SPEC CPU2006 benchmark descriptions. SIGARCH Comput. Archit. News 34(4), 1–17 (2006). ISSN 0163-5964CrossRefGoogle Scholar
  8. 8.
    Leng, J., Buyuktosunoglu, A., Bertran, R., Bose, P., Reddi, V.J.: Safe limits on voltage reduction efficiency in GPUs: a direct measurement approach. In: Proceedings of the 48th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO), pp. 294–307 (2015).
  9. 9.
    Measurement Computing: USB 205 Data Acquisition USB DeviceGoogle Scholar
  10. 10.
    Papadimitriou, G., Kaliorakis, M., Chatzidimitriou, A., Gizopoulos, D., Lawthers, P., Das, S.: Harnessing voltage margins for energy efficiency in multicore CPUs. In: Proceedings of the 50th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO), pp. 503–516 (2017)Google Scholar
  11. 11.
    Papadimitriou, G., Kaliorakis, M., Chatzidimitriou, A., Magdalinos, C., Gi-zopoulos, D.: Voltage margins identification on commercial x86-64 multi-core microprocessors. In: Proceedings of the 23rd International Symposium on On-Line Testing and Robust System Design (IOLTS), pp. 51–56 (2017).
  12. 12.
    rsta2: Circle: a c++ bare metal programming environment for the Raspberry Pi.
  13. 13.
    Yazdanbakhsh, A., Mahajan, D., Lotfi-Kamran, P., Esmaeilzadeh, H.: AXBENCH: a multi-platform benchmark suite for approximate computing. IEEE Des. Test 34, 60–68 (2016)CrossRefGoogle Scholar
  14. 14.
    Zu, Y., Lefurgy, C.R., Leng, J., Halpern, M., Floyd, M.S., Reddi, V.J.: Adaptive guardband scheduling to improve system-level efficiency of the POWER7. In: Proceedings of the 48th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO), pp. 308–321 (2015)Google Scholar

Copyright information

© Springer Nature Switzerland AG 2018

Authors and Affiliations

  • Konstantinos Parasyris
    • 1
    Email author
  • Nikolaos Bellas
    • 1
  • Christos D. Antonopoulos
    • 1
  • Spyros Lalis
    • 1
  1. 1.University of ThessalyVolosGreece

Personalised recommendations