Implementation of High Throughput XTS-SM4 Module for Data Storage Devices

  • Liang Zheng
  • Changting Li
  • Zongbin Liu
  • Lingchen ZhangEmail author
  • Cunqing Ma
Conference paper
Part of the Lecture Notes of the Institute for Computer Sciences, Social Informatics and Telecommunications Engineering book series (LNICST, volume 255)


Though SM4 was originally designed for data security and protection in WLAN, it demonstrates high application value in many other data transmission and protection scenarios. In this paper, we present a novel architecture of XTS-SM4 module design for data storage devices, in which we adopt fully unrolled pipeline to adapt SM4 to high throughput requirement. In addition, efforts have been done to optimize the area of Sbox and control quantity of registers. We have also managed to make the module’s interface as elegant as possible to simplify user’s operation. According to synthesis results with TSMC 28 nm cell library, our implementation scheme has achieved a highest throughput of 33.68 Gbps with an efficiency of 325.12 Mbps/(Kgate). Comparing with other XTS-AES designs in the same technology, our XTS-SM4 scheme gains at least twice better throughput/area efficiency.


SM4 XTS Data at rest protection Hardware implementation 

Supplementary material


  1. 1.
    Abbasi, I., Afzal, M.: A compact S-Box design for SMS4 block cipher. In: Park, J., Arabnia, H., Chang, H.B., Shon, T. (eds.) IT Convergence and Services, vol. 107. Springer, Dordrecht (2011)CrossRefGoogle Scholar
  2. 2.
    Bhatia, T., Verma, A.K.: Data security in mobile cloud computing paradigm: a survey, taxonomy and open research issues. J. Supercomput. 73(6), 1–74 (2017)CrossRefGoogle Scholar
  3. 3.
    Canright, D.: A very compact Rijndael S-box. Tech. Rep. Collect. (Jan), 4–5 (2005)Google Scholar
  4. 4.
    Chinese Commercial Cryptography Administration Office: Sepecification of SM4 block cipher algorithm (2010).
  5. 5.
    Dworkin, M.J.: SP 800–38E. Recommendation for block cipher modes of operation: the XTS-AES mode for confidentiality on storage devices. National Institute of Standards & Technology (2010)Google Scholar
  6. 6.
    IP Cores. Inc.: XTS3 family of cores, IEEE P1619 XTS-AES cores.
  7. 7.
    James, P.: Securing data at rest. In: Australian Information Security Management Conference, pp. 94–103 (2004)Google Scholar
  8. 8.
    Jin, Y., Shen, H., You, R.: Implementation of SMS4 block cipher on FPGA. In: International Conference on Communications and Networking in China, pp. 1–4 (2006)Google Scholar
  9. 9.
    Lv, S., Su, B., Wang, P., Mao, Y., Huo, L.: Overview of SM4 algorithm. J. Inf. Secur. Res. 995–1007 (2016).
  10. 10.
    1619–2007 - IEEE Standard for Cryptographic Protection of Data on Block-Oriented Storage Devices. In: IEEE Approved Draft Std P1619/d18, October, pp. c1–32 (2007)Google Scholar
  11. 11.
    Rogaway, P.: Efficient instantiations of tweakable blockciphers and refinements to modes OCB and PMAC. In: Lee, P.J. (ed.) ASIACRYPT 2004. LNCS, vol. 3329, pp. 16–31. Springer, Heidelberg (2004). Scholar
  12. 12.
    S Ahmed, M.N.: Efficient AES-XTS Pipelined Implementation on FPGA.
  13. 13.
    Schneier, B., Kelsey, J.: Unbalanced Feistel networks and block cipher design. In: Gollmann, D. (ed.) FSE 1996. LNCS, vol. 1039, pp. 121–144. Springer, Heidelberg (1996). Scholar
  14. 14.
    Sethi, K., Majumdar, A., Bera, P.: A novel implementation of parallel homomorphic encryption for secure data storage in cloud. In: International Conference on Cyber Security and Protection of Digital Services pp. 1–7 (2017)Google Scholar
  15. 15.
    US Department of Commerce: NIST: Recommendation for Block Cipher Modes of Operation: Three Variants of Ciphertext Stealing for CBC Mode (NIST SP 800–38A)Google Scholar
  16. 16.
    Zhao, M., Shou, G., Hu, Y., Guo, Z.: High-speed architecture design and implementation for SMS4-GCM. In: International Conference on Communications and Mobile Computing, pp. 15–18 (2011)Google Scholar
  17. 17.
    Zi-Lei, L.I., Liu, Z.L., Huo, W.J., Zou, X.C.: A High-Throughput Hardware Implementation of XTS-AES Encryption Algorithm. Microelectronics & Computer 28(4), 95–90 (2011)Google Scholar

Copyright information

© ICST Institute for Computer Sciences, Social Informatics and Telecommunications Engineering 2018

Authors and Affiliations

  • Liang Zheng
    • 1
    • 2
    • 3
  • Changting Li
    • 1
    • 2
    • 3
  • Zongbin Liu
    • 2
    • 3
  • Lingchen Zhang
    • 2
    • 3
    Email author
  • Cunqing Ma
    • 2
    • 3
  1. 1.School of Cyber SecurityUniversity of Chinese Academy of SciencesBeijingChina
  2. 2.Data Assurance and Communication Security Research CenterBeijingChina
  3. 3.State Key Laboratory of Information SecurityInstitute of Information Engineering, CASBeijingChina

Personalised recommendations