A Fast and Retargetable Simulator for Application Specific Processor Architectures
Retargetability allows an easy adoption of a simulator on different processor architectures without a time consuming redesign of all tools. This is evident for an efficient HW/SW codesign.
In this paper we describe a tool set for fast and easy simulation of processor architectures based on a retargetable simulator core. This approach helps to reduce the development time for designing and validating System-on-a-chip (SoC) applications based on a processor core. The use of ANSI C avoids an expensive development of a modeling language.
Our main focus in this paper is on conceptual decisions we made and on the structure of the tool set.
KeywordsSystem Design Automation Hardware Description Language Simulation Speed Target Processor Conditional Jump
Unable to display preview. Download preview PDF.
- S. Bashford, U. Bieker, B. Harking, R. Leupers, P. Marwedela, A. Neumann, and D. Voggenauer. The MIMOLA Language Version 4.1. Technical report, University of Dortmund, 1994.Google Scholar
- M. Benz. The Protocol Engine Project. In Workshop on System Design Automation (SDA), 13.-14. Mar. 2000.Google Scholar
- Cadence Research Center of Computer Science at the Indian Institute of Technology. Hompage. http://www/cse.iitk.ac.in/vrajesh/simnml Google Scholar
- DandT Roundtable. Hardware-Software Codesign. IEEE Design é4 Test of Computers,17(1):92–99, jan - mar 2000.Google Scholar
- G. Fettweis. DSP Cores for Mobile Communications: Where are we going ? In IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP), volume I, pages 279–282, 1997.Google Scholar
- G. P. Fettweis, M. Weiss, W. Drescher, U. Walther, F. Engel, and S. Kobayashi. Breaking New Grounds Over 3000 MOPS: A Broadband Mobile Multimedia Modem DSP. In International Conference on Signal Processing, Applications êand Technology (ICSPAT), pages 1547–1551, 1998.Google Scholar
- L. H. Goldberg. Vendors Are Counting on Appliance-on-Chip Technology. IEEE Computer, 32 (11): 13–16, Nov. 1999.Google Scholar
- K. Küçükçakar. An ASIP Design Methodology for Embedded Systems. In Workshop on Hardware/Software Codesign (CODES), 1999.Google Scholar
- R. Leupers, J. Elste, and B. Landwehr. Generation of Interpretive and Compiled Instructions Set Simulators. In Asia and South Pacific Design Automation Conference (ASP-DAC), 1999.Google Scholar
- S. Pees, A. Hoffmann, V. Zivojnovic, and H. Meyr. LISA - Machine Description Language for Cycle-Accurate Models of Programmable DSP Architectures. In Design Automation Conference (DA C), 21.-25. June 1999.Google Scholar
- S. Pees, V. Zivojnovic, A. Ropers, and H. Meyr. Fast Simulation of the TI TMS320C20X DSP. In International Conference on Signal Processing, Applications é4 Technology (ICSPAT), 1997.Google Scholar
- V. Rajesh. A Generic Aproach to Performance Modeling and Its Application to Simulator Generator. Master’s thesis, Indian Institute of Technologies, 1998.Google Scholar
- Target Compiler Technologies. The Chess/Checker Retargetable DSP Environment. Hompage. http://www/retarget.com.Google Scholar
- M. Weiß, F. Engel, and G. P. Fettweis. A New Scalable DSP Architecture for System on Chip (soc) Domains. In IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP), 1999.Google Scholar
- A. Zeller and D. Lütkehaus. DDD-A Free Graphical Front-End for UNIX Debuggers. Technical report, Braunschweig University of Technology, 1995. Informatik-Bericht No. 95–07.Google Scholar
- V. Zivojnovic. DSP Processor/Compiler Co-Design: A Quantitative Approach. PhD thesis, Aachen University of Technology, 1998. Shaker Verlag Aachen.Google Scholar