Switched-Current Circuits

  • Bengt E. Jonsson
Chapter
Part of the The Springer International Series in Engineering and Computer Science book series (SECS, volume 561)

Abstract

Basic functional primitives, such as summation, delay, sign inversion and scaling, are of fundamental importance in analog sampled-data signal processing systems. Data-conversion systems also include comparison and D/A conversion functions. This chapter describes the building blocks most commonly used to realize switched-current (SI) filters and data-conversion circuits. First their ideal behavior is explained in section 2.1. Then a number of non-ideal effects are discussed in section 2.2. The most significant problem in SI circuits is charge injection from MOS switches, also known as clock-feedthrough (CFT). A number of CFT compensation techniques are illustrated in section 2.3. Most of the performance of an SI circuit is set by the limitations of the current sample - and - hold (CSI - 1). Section 2.4 closes the chapter with an overview of the evolution of the CSH or SI memory cell (SI MC).

Keywords

Memory Cell Current Mirror Cancellation Technique Analog Integrate Circuit Channel Length Modulation 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.
This is a preview of subscription content, log in to check access.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. [1]
    P. E. Allen, and D. R. Holberg, CMOS Analog Circuit Design, Holt, Rinehart, and Winston, Inc., New York, 1987.Google Scholar
  2. [2]
    J. B. Hughes, N. C. Bird, and I. C. Macbeth, “Switched Currents — A New Technique for Analog Sampled-Data Signal Processing”, Proc. of Int. Symp. Circuits And Systems (ISCAS), Portland, Oregon, pp. 1584–1587, May 1989, IEEE.Google Scholar
  3. [3]
    S. J. Daubert, D. Vallancourt, and Y. P. Tsividis, “Current Copier Cells”, Electron. Lett., Vol. 24, No. 25, pp. 1560–1562, Dec. 1988.CrossRefGoogle Scholar
  4. [4]
    T. Inoue, Q. Pan, F. Ueno, and Y. Ohuchi, “Design and Analysis of OTA Switched Current Minors”, IEICE Trans. Fundamentals, Vol. E76-A, No. 6, pp. 940–946, June 1993.Google Scholar
  5. [5]
    D. Robertson, P. Real, and C. Mangelsdorf, “A Wideband 10-bit, 20Msps Pipelined ADC using Current-Mode Signals”, Proceedings of IEEE Solid-State Circ. Conf., San Francisco, California, pp. 206–207, Feb. 1990, IEEE.Google Scholar
  6. [6]
    G. Bogason, Switched Current Circuits - Design, Optimization and Application, Ph.D. dissertation, Technical University of Denmark, Sept. 1995.Google Scholar
  7. [7]
    D. G. Nairn, and C. A. T. Salama, “Algorithmic Analog/Digital Convertor Based on Current Mirrors”, Electron. Lett., Vol. 24, No. 8, pp. 471–472, Apr. 1988.CrossRefGoogle Scholar
  8. [8]
    H. Träff, “A Novel Approach to High Speed CMOS Current Comparators”, Electron. Lett., Vol. 28, No. 3, pp. 310–312, Jan. 1992.CrossRefGoogle Scholar
  9. [9]
    G. Di Cataldo, and G. Palumbo, “New CMOS Current Schmitt Triggers”, Proc. of ISCAS 92, San Diego, California, pp. 1292–1295, May 1992, IEEE.Google Scholar
  10. [l0]
    A. T. K. Tang, and C. Toumazou, “High-Performance CMOS Current Comparator”, Electron. Lett., Vol. 30, No. 1, pp. 5–6, Jan. 1994.CrossRefGoogle Scholar
  11. [11]
    G. Palmisano, and G. Palumbo, “Offset Compensation Technique for CMOS Current Comparators”, Electron. Lett., Vol. 30, No. 11, pp. 852–854, May 1994.CrossRefGoogle Scholar
  12. [12]
    A. Worapishet, J. B. Hughes, and C. Toumazou, “Enhanced Switched-Current Comparator”, Electron. Lett., Vol. 35, No. 10, pp. 767–768, May 1999.CrossRefGoogle Scholar
  13. [13]
    A. Worapishet, J. B. Hughes, and C. Toumazou, “Error Neutralised Switched-Current Comparator”, Proc. of 1999Int. Symp. Circuits and Systems, Orlando, Florida, Vol. 2, pp. 464–467, May 1999, IEEE.Google Scholar
  14. [14]
    A. Rodriguez-Väzzquez, R. Dominguez-Castro, F. Medeiro, and M. Delgado-Restituto, “High-Resolution CMOS Current Comparators: Design and Applications to Current-Mode Function Generation”, Analog Integrated Circuits and Signal Processing, Vol. 7, No. 2, pp. 149–165, Mar. 1995.CrossRefGoogle Scholar
  15. [15]
    N. C. Battersby, Switched-Current Techniques for Analogue Sampled-Data Signal Processing, Ph. D. dissertation, Imperial College, University of London, Feb. 1993Google Scholar
  16. [16]
    D. G. Nairn, and C. A. T. Salama, “Algorithmic analogue-to-digital convertors using current-mode techniques”, IEE Proceedings, Vol. 137, Pt G, No. 2, pp. 163–168, Apr. 1990.Google Scholar
  17. [17]
    E. Säckinger, and W. Guggenbühl, “High-Swing, High-Impedance MOS Cascode Circuit”, IEEE J. Solid-State Circ., Vol. 25, No. 1, pp. 289–298, Feb. 1990.CrossRefGoogle Scholar
  18. [18]
    C. Toumazou, J. B. Hughes, and D. M. Patullo, “Regulated Cascode Switched-Current Memory Cell”, Electron. Lett., Vol. 26, No. 5, pp. 303–305, Mar. 1990.CrossRefGoogle Scholar
  19. [19]
    P. J. Crawley, and G. W. Roberts, “High-Swing MOS Current Mirror with Arbitrarily High Output Resistance”, Electron. Lett., Vol. 28, No. 4, pp. 361–363, Feb. 1992.CrossRefGoogle Scholar
  20. [20]
    T. Loeliger, and W. Guggenbühl, “Cascode Configurations for Switched-Current Copiers”, Analog Integrated Circuits and Signal Processing, Vol. 19, No. 2, pp. 115–127, May 1999.Google Scholar
  21. [21]
    D. G. Nairn, and C. A. T. Salama, “High-Resolution, Current-Mode AID Convertors Using Active Current Mirrors”, Electron. Lett., Vol. 24, No. 21, pp. 1331–1332, Oct. 1988.CrossRefGoogle Scholar
  22. [22]
    D. G. Nairn, “Amplifiers for High-Speed Current-Mode Sample-and-Hold Circuits”, Proc. of Int. Symp. Circuits And Systems (ISCAS), San Diego, California, pp.Google Scholar
  23. [23]
    E. Bruun, “Dynamic Range of Low-Voltage Cascode Current Mirrors”, Proc. of Int. Symp. Circuits And Systems (ISCAS)Seattle, Washington, pp. 1328–1331, May 1995, IEEE. Google Scholar
  24. [24]
    R. T. Baird, T. S. Fiez, D. J. Allstot, “Speed and Accuracy Considerations in Switched-Current Circuits”, Proc. of Int. Symp. Circuits And SystemsGoogle Scholar
  25. [25]
    H. C. Yang, T. S. Fiez, and D. J. Allstot, “Current-Feedthrough Effects and Cancellation Techniques in Switched-Current Circuits”, Proc. of Int. Symp. Circuits And SystemsGoogle Scholar
  26. [26]
    T. S. Fiez, D. J. Allstot, G. Liang, and P. Lao, “Signal-Dependent Clock-Feedthrough Cancellation in Switched-Current circuits”, Proc. of China 1991 Int Conf. Circuits And SystemsShenzhen, China, pp. 785–788, June 1991, IEEE. Google Scholar
  27. [27]
    M. Song, Y. Lee, and W. Kim, “A Clock Feedthrough Reduction Circuit for Switched-Current Systems”, IEEE J. Solid-State Circ., Vol. 28, No. 2, Feb. 1993, pp. 133–137.CrossRefGoogle Scholar
  28. [28]
    M. Helfenstein, and G. S. Moschytz, “Improved Two-Step Clock-Feedthrough Compensation Technique for Switched-Current Circuits”, IEEE Trans. on CAS-II, Vol. 45, No. 6, pp. 739–743, June 1998.Google Scholar
  29. [29]
    D. Macq, and P. Jespers, “Charge Injection in Current-Copier Cells” Electron. Lett.Vol. 29, No. 9, pp. 780–781, Apr. 1993. Google Scholar
  30. [30]
    G. Wegmann, E. A. Vittoz, and F. Rahali, “Charge Injection in Analog MOS Switches”, IEEE J. Solid-State Circ., Vol. SC-22, No. 6, Dec. 1987, pp. 1091–1097.CrossRefGoogle Scholar
  31. [31]
    J.-H. Shieh, M. Patil, and B. J. Sheu “Measurement and Analysis of Charge Injection in MOS Analog Switches”, IEEE J. Solid-State Circ., Vol. SC-22, No. 2, Apr. 1987, pp. 277–281.Google Scholar
  32. [32]
    B. Jonsson, Applications of the Switched-Current Technique, Licentiate Thesis No. 458, Linköping University, Sweden, Oct. 1994.Google Scholar
  33. [33]
    J. R. Burns, “Large-Signal Transit-Time Effects in the MOS-Transistor”, RCA Rev., vol. 15, pp. 14–35, Mar. 1969MathSciNetGoogle Scholar
  34. [34]
    C. D. Motchenbacher, and J. A. Conelly: Low-Noise Electronic System Design, Wiley, 1993.Google Scholar
  35. [35]
    K. R. Laker, and W. M. C. Sansen: Design of Analog Circuits and Systems, McGraw-Hill, 1994.Google Scholar
  36. [36]
    S. J. Daubert, and D. Vallancourt, “Noise Analysis of Current Copier Circuits”, Proc. of Mt Symp. Circuits And Systems (ISCAS), New Orleans, Louisiana, pp. 307–310, May 1990, IEEE.Google Scholar
  37. [37]
    D. G. Nairn, and C. A. T. Salama, “A Ratio-Independent Algorithmic Analog-toDigital Converter Combining Current Mode and Dynamic Techniques”, IEEE Trans. Circuits Syst., Vol. 37, No. 3, pp. 319–325, Mar. 1990.CrossRefGoogle Scholar
  38. [38]
    C. Toumazou, F. J. Lidgey, D. G. Haigh, (Eds.) Analogue IC design: the current-mode approach, IEE Circuits and Systems series 2, 1990.Google Scholar
  39. [39]
    P. Shah, and C. Toumazou, “A Theoretical Basis for Very Wide Dynamic Range Switched-Current Analogue Signal Processing”, Analog Integrated Circuits and Signal Processing, Vol. 7, No. 3, pp. 201–213, May 1995.CrossRefGoogle Scholar
  40. [40]
    I. H. Jorgensen, and G. Bogason, “Noise Analysis of Switched-Current Circuits”, Proc. of Int. Symp. Circuits And Systems (ISCAS), Monterey, CA., Vol. 1, pp. 108111, May 1998, IEEE.Google Scholar
  41. [41]
    J.-S. Wang, R. Huang, and C.-L. Wey, “Synthesis of Optimal Current-Copiers for Low-Power/Low-Voltage Switched-Current Circuits”, Proceedings of IEEE Midwest Symp. Circ. Syst., Notre Dame, Indiana, pp. 220–223, Aug. 1998, IEEE.Google Scholar
  42. [42]
    I. H. H. Jorgensen, and G. Bogason, “Noise Analysis of Switched-Current Circuits”, Analog Integrated Circuits and Signal Processing, Vol. 18, No. 1, pp. 69–71, Jan. 1999.CrossRefGoogle Scholar
  43. [43]
    J. B. Hughes, Analogue Techniques for Very Large Scale Integrated Circuits, Ph. D. dissertation, University of Southampton, UK, March 1992Google Scholar
  44. [44]
    B. E. Jonsson, “Design of Power Supply Lines in High-Performance SI and Current-Mode Circuits”, Proc. of 15th NORCHIP Conf, Tallinn, Estonia, pp. 245–250, Nov. 1997, IEEE.Google Scholar
  45. [45]
    R. v. d. Plassche, Integrated Analog-to-Digital and Digital-to-Analog Converters, pp. 6–9, Kluwer Academic Publishers, 1994.Google Scholar
  46. [46]
    B. Jonsson, S. Signell, H. Stenström, and N. Tan, “Distortion in Sampling”, Proc. of Int. Symp. Circuits And Systems (ISCAS), Hong Kong, Vol. 1, pp. 445–448, June 1997, IEEE.Google Scholar
  47. [47]
    B. E. Jonsson, “Sampling Jitter in High-Speed SI Circuits”, Proc. of Int. Symp. Circuits And Systems (ISCAS), Monterey, California, Vol. 1, pp. 524–526, May 1998, IEEE.Google Scholar
  48. [48]
    B. Jonsson, and S. Eriksson, “New Clock-Feedthrough Compensation Scheme for Switched-Current Circuits”, Electron. Lett., Vol. 29, No. 16, pp. 1446–1447, Aug. 1993.CrossRefGoogle Scholar
  49. [49]
    B. Jonsson, and S. Eriksson, “A Low Voltage Wave SI Filter Implementation Using Improved Delay Elements”, Proc. of Int. Symp. Circuits And Systems (ISCAS), London, UK, pp. 5.305–5. 308, May 1994, IEEE.Google Scholar
  50. [50]
    B. Jonsson, and N. Tan, “Clock-Feedthrough Compensated First-Generation SI Circuits and Systems”, Analog Integrated Circuits and Signal Processing, Vol. 12, No. 4, pp. 201–210, Apr. 1997.CrossRefGoogle Scholar
  51. [51]
    C. Wang, M. Omair-Ahmad, and M. N. S. Swamy, “Design of a TransistorMismatch-Insensitive Switched-Current Memory Cell”, Proc. of 19991nt. Symp. Circuits and Systems, Orlando, Florida, Vol. 2, pp. 105–108, May 1999, IEEE.Google Scholar
  52. [52]
    W. Guggenbühl, J. Di, and J. Goette, “Switched-Current Memory Circuits for High-Precision”, IEEEJ. Solid-State Circ., Vol. 29, No. 9, pp. 1108–1116, Sept. 1994.CrossRefGoogle Scholar
  53. [53]
    C.-Y. Wu, C.-C. Cheng, and J.-J. Cho, “Precise CMOS Current Sample/Hold Circuits Using Differential Clock Feedthrough Attenuation Techniques”, IEEE J. Solid-State Circ., Vol. 30, No. 1, pp. 76–80, Jan. 1995.CrossRefGoogle Scholar
  54. [54]
    K. Leelavattananon, J. B. Hughes, and C. Toumazou, “Very Low Charge Injection Switched-Current Memory Cell”, Proc. of Int. Symp. Circuits And Systems (ISCAS), Monterey, CA., Vol. 1, pp. 531–534, May 1998, IEEE.Google Scholar
  55. [55]
    D. M. W. Leenaerts, G. R. M. Hamm, M. J. Rutten, and G. G. Persoon, “High-Performance Switched-Current Memory Cell”, Proceedings of ECCTD 97, Budapest, Hungary, Vol. 1, pp. 234–239, Sept. 1997.Google Scholar
  56. [56]
    C. K. Tse, and M. H. L. Chow, “A New Clock-Feedthrough Cancellation Method for Second-Generation Switched-Current Circuits” Proc. of Int. Symp. Circuits And Systems (ISCAS), Seattle, Washington, pp. 2104–2107, May 1995, IEEE.Google Scholar
  57. [57]
    H.-W. Cha, S. Ogawa, and G. Watanabe, “A Clock-Feedthrough Compensated Switched-Current Memory Cell”, IEICE Trans. Fund. El. Comm. And Comp. Sci., Vol. E80-A, No. 6, pp. 1069–1071, June 1997.Google Scholar
  58. [58]
    X. Zeng, C. K. Tse, and P. S. Tang, “A New Scheme for Complete Cancellation of Charge Injection Distortion in Second Generation Switched-Current Circuits”, Proceedings of 1995 IEEE Region 10 International Conference on Microelectronics and VLSI, Hong Kong, pp. 127–130, Nov. 1995.Google Scholar
  59. [59]
    X. Zeng, C. K. Tse, and P. S. Tang, “Total Charge Injection Cancellation Scheme for High-Precision Second-Generation Switched-Current Circuits”, Proceedings of ISCAS 96, Atlanta, Georgia, Vol. 1, pp. 413–416, May 1996, IEEE.Google Scholar
  60. [60]
    X. Zeng, C. K. Tse, and P. S. Tang, “Complete Clock-Feedthrough Cancellation in Switched-Current Circuits by Combining the Replica Technique and the n-step Principle”, Analog Integrated Circuits and Signal Processing, Vol. 12, No. 2, pp. 145152, Feb. 1997.Google Scholar
  61. [61]
    M. Song, Y. Lee, and W. Kim, “A New Design Methodology of Second Order Switched-Current Filter”, Proc. of Int. Symp. Circuits And Systems (ISCAS), Singapore, pp. 1797–1800, June 1991, IEEE.Google Scholar
  62. [62]
    B.-M. Min, and S.-W. Kim, “New Clock-Feedthrough Compensation Scheme for Switched-Current Circuits”, IEEE Trans. on CAS-II, Vol. 45, No. 11, pp. 1508–1511, Nov. 1998.Google Scholar
  63. [63]
    T. Takagiwa, A. Hyogo, and K. Sekine, “A Signal-Dependent Clock Feedthrough Cancellation Technique for Switched-Current Circuits”, Electronics and Communications in Japan Part 2 (Electronics), Vol. 80, No. 9, pp. 26–34, Sept. 1997.CrossRefGoogle Scholar
  64. [64]
    M. Helfenstein, and G. S. Moschytz, “Clockfeedthrough Compensation Technique for Switched-Current Circuits”, IEEE Trans. on CAS-II, Vol. 42, No. 3, pp. 229–231, Mar. 1995.Google Scholar
  65. [65]
    H.-K. Yang, and E. I. El-Masry, “Clock Feedthrough Analysis and Cancellation in Current Sample/Hold Circuits”, IEE Proc. Pt. G., Vol. 141, No. 6, pp. 510–516, Dec. 1994.Google Scholar
  66. [66]
    J. B. Hughes, and K. W. Moulding, “Error Neutralisation in Switched Current Memory Cells”, Proc. of 1999 Int. Symp. Circuits and Systems, Orlando, Florida, Vol. 2, pp. 460–463, May 1999, IEEE.Google Scholar
  67. [67]
    J. B. Hughes, and K. W. Moulding, “S2I: A Two-Step Approach to Switched-Currents”, Proc. oflnt. Symp. Circuits And Systems (ISCAS), Chicago, Illinois, pp. 1235–1238, May 1993, IEEE.Google Scholar
  68. [68]
    C. Toumazou, and S. Xiao, “n-step charge injection cancellation scheme for very accurate switched current circuits”, Electron. Lett., Vol. 30, No. 9, pp. 680–681, Apr. 1994.CrossRefGoogle Scholar
  69. [69]
    J. B. Hughes, and K. W. Moulding, “Enhanced S2I Switched-Current Cells”, Proceedings of ISCAS 96, Atlanta, Georgia, Vol. 1, pp. 187–190, May 1996, IEEE.Google Scholar
  70. [70]
    J. B. Hughes, and K. W. Moulding, “S3I: The Seamless S2I Switched-Current Cell”, Proc. of Int. Symp. Circuits And Systems (ISCAS), Hong Kong, Vol. 1, pp. 113–116, June 1997, IEEE.Google Scholar
  71. [71]
    D. M. W. Leenaerts, A. J. Leeuwenburgh, and G. G. Persoon, “A High-Performance SI Memory Cell”, IEEE J. Solid-State Circ., Vol. 29, No. 11, pp. 1404–1407, Nov. 1994.CrossRefGoogle Scholar
  72. [72]
    J. B. Hughes, and K. W. Moulding, “Switched-Current Video Signal Processing”, Proc. of Custom Int. Circ. Conf, Boston, Massachusetts, pp. 24.4/1–4, May 1992.Google Scholar
  73. [73]
    U. Gatti, and F. Maloberti, “Fully Differential Switched-Current Building Blocks”, Proc. of Int. Symp. Circuits And Systems (ISCAS), San Diego, California, pp. 14001403, May 1992, IEEE.Google Scholar
  74. [74]
    Y. Sugimoto, “A 1.6V 10-bit 20MHz Current-Mode Sample and Hold Circuit”, Proc. of Int. Symp. Circuits And Systems (1SCAS), Seattle, Washington, pp. 1332–1335, May 1995, IEEE.Google Scholar
  75. [75]
    H. Träff, and S. Eriksson, “Novel Pseudo-Class AB Fully Differential 3V Switched-Current System Cells”, Electron. Leu., Vol. 30, No. 7, pp. 536–537, Mar. 1994.CrossRefGoogle Scholar
  76. [76]
    C.-Y. Wu, C.-C. Chen, and J.-J. Cho, “A CMOS Transistor-Only 8-b 4.5Ms/s Pipelined Analog-to-Digital Converter using Fully-Differential Current-Mode Circuit Techniques”, IEEE J. Solid-State Circuits., Vol. 30, No. 5, pp. 522–532, May. 1995.CrossRefGoogle Scholar
  77. [77]
    N. Tan, and S. Eriksson, “Low-Voltage Fully Differential Class-AB SI Circuits with Common-Mode Feedforward”, Electron. Lett., Vol. 30, No. 25, pp. 2090–2091, Dec. 1994.CrossRefGoogle Scholar
  78. [78]
    B. Pain, and E. R. Fossum, “A Current Memory Cell with Switch Feedthrough Reduction by Error Feedback”, IEEE J. Solid-State Circ., Vol. 29, No. 10, pp. 1288–1290, Oct. 1994.Google Scholar
  79. [79]
    I. Mehr, and T. Sculley, “A 16-Bit Current Sample/Hold Circuit Using a Digital Process”, Proc. of Int. Symp. Circuits And Systems (ISCAS), London, UK, pp. 5.4175. 420, May 1994, IEEE.Google Scholar
  80. [80]
    R. Huang, and C.-L. Wey, “A High-Accuracy CMOS Oversampling Switched-Current Sample/Hold (S/H) Circuit using Feedforward Approach”, IEEE Trans. on CAS-II, Vol. 45, No. 3, pp. 395–399, June 1998.Google Scholar
  81. [81]
    J. Simek, M. Bojcun, and D. Valehrachova, “Class AB Switched-Current Building Blocks for Sampled-Data Filters”, Elektrotechnicky Casopis, Vol. 45, No. 4, pp. 124128, 1994.Google Scholar
  82. [82]
    S. Espejo, A. Rodriguez-Vazquez, R. Dominguez-Castro, and J. L. Huertas, “An Adaptive Scheme for Feedthrough Cancellation in Switched-Current Techniques”, Proceedings of IEEE Midwest Symp. Circ. Syst., Washington, DC, Vol. 2, pp. 12921295, Aug. 1992, IEEE.Google Scholar
  83. [83]
    S. Espejo, A. Rodriguez-Vazquez, R. Dominguez-Castro, and J. L. Huertas, “A Modified Dummy-Switch Technique for Tunable Feedthrough Cancellation in Switched-Current Circuits”, Proceedings of ESSCIRC 93, Sevilla, Spain, pp. 270–273, Sept. 1993.Google Scholar
  84. [84]
    D. G. Nairn, “Zero-Voltage Switching in Switched-Current Circuits”, Proc. of Int. Symp. Circuits And Systems (ISCAS), London, UK, pp. 5.289–5. 292, May 1994, IEEE.Google Scholar
  85. [85]
    J. M. Martins, and V. F. Dias, “Very Low-Distortion Fully Differential Switched-Current Memory Cell”, IEEE Trans. on CAS-1I, Vol. 46, No. 5, pp. 640–643, May 1999.CrossRefGoogle Scholar
  86. [86]
    P. Shah, and C. Toumazou, “A New High Speed Low Distortion Switched-Current Cell”, Proceedings of ISCAS 96, Atlanta, Georgia, Vol. 1, pp. 421–424, May 1996, IEEE.Google Scholar
  87. [87]
    H. Ishii, S. Takagi, and N. Fujii, “Switched Current Circuit using Fixed Gate Potential and Automatic Tuning Circuit”, Electrical Engineering in Japan, Vol. 126, No. 3, pp. 21–29, Feb. 1999.CrossRefGoogle Scholar
  88. [88]
    A. Worapishet, J. B. Hughes, and C. Toumazou, “Class AB Technique for High Performance Switched-Current Memory Cells”, Proc. of 1999 Int. Symp. Circuits and Systems, Orlando, Florida, Vol. 2, pp. 456–459, May 1999, IEEE.Google Scholar
  89. [89]
    B. Jonsson, and S. Eriksson, “Current-Mode N-port Adaptors for Wave SI Filters”, Electron. Lett., Vol. 29, No. 10, pp. 925–926, May 1993.CrossRefGoogle Scholar
  90. [90]
    N. Tan, B. Jonsson, and S. Eriksson, “3.3V 11bit Delta-Sigma Modulator using First-Generation SI Circuits”, Electron. Lett., Vol. 30, No. 22, pp. 1819–1821, Oct. 1994.CrossRefGoogle Scholar
  91. [91]
    B. E. Jonsson, and H. Tenhunen, “A 3V Switched-Current Pipelined Analog-toDigital Converter in a 5V CMOS process”, Proc. of 1999 Int. Symp. Circuits and Systems, Orlando, Florida, Vol. 2, pp. 351–354, May 1999, IEEE.Google Scholar
  92. [92]
    B. E. Jonsson, and H. Tenhunen, “A Dual 3-V 32-MS/s CMOS Switched-Current ADC for Telecommunication Applications”, Proc. of 1999 Int. Symp. Circuits and Systems, Orlando, Florida, Vol. 2, pp. 343–346, May 1999, IEEE.Google Scholar
  93. [93]
    J. B. Hughes, I. C. Macbeth, and D. M. Patullo, “Switched-Current System Cells”, Proc. of Int. Symp. Circuits And Systems (ISCAS), New Orleans, Louisiana, pp. 303306, May 1990, IEEE.Google Scholar
  94. [94]
    C. Toumazou, N. C. Battersby, C. Maglaras, “High-Performance Algorithmic Switched-Current Memory Cell”, Electron. Lett., Vol. 26, No. 19, pp. 1593–1595, Sept. 1990.CrossRefGoogle Scholar
  95. [95]
    N. C. Battersby, and C. Toumazou, “Class AB Switched-Current Memory for Analogue Sampled-Data Systems”, Electron. Lett., Vol. 27, No. 10, pp. 873–875, May 1991.CrossRefGoogle Scholar
  96. [96]
    N. Tan, and S. Eriksson, “High Performance Voltage Delay Lines Using Switched-Current Memory Cells”, Electron. Lett., Vol. 28, No. 3, pp. 228–229, Jan. 1992.CrossRefGoogle Scholar
  97. [97]
    C. Toumazou, and N. C. Battersby, “High Speed GaAs Switched Current Techniques for Analogue Sampled-Data Signal Processing”, Electron. Lett., Vol. 28, No. 7, pp. 689–690, Mar. 1992.CrossRefGoogle Scholar
  98. [98]
    C. Toumazou, N. Battersby, and M. Puwani, “GaAs Switched-Current Techniques for Front-End Analogue Signal Processing Applications”, Proceedings of IEEE Midwest Symp. Circ. Syst., Washington, DC, Vol. 1, pp. 44–47, Aug. 1992, IEEE.Google Scholar
  99. [99]
    B. H. Leung, “BiCMOS Based Self-Calibrated Current Cells for High-Precision Digital to Analog Converters”, Proc. of Int. Symp. Circuits And Systems (ISCAS), San Diego, California, pp. 2348–2351, May 1992, IEEE.Google Scholar
  100. [100]
    H. Träff, and S. Eriksson, “Class A and AB Compact Switched-Current Memory Circuits”, Electron. Lett., Vol. 29, No. 16, pp. 1454–1455, Aug. 1993.CrossRefGoogle Scholar
  101. [101]
    S. Xiao, and C. Toumazou, “Second Generation Single and Two-Step GaAs Switched-Current Cells”, Electron. Lett., Vol. 30, No. 9, pp. 681–683, Apr. 1994.CrossRefGoogle Scholar
  102. [102]
    C. Toumazou, and G. Saether, “Switched-current circuits and systems”, Proc. of Int. Symp. Circuits And Systems (ISCAS),London, UK, May 1994, Vol. Tutorials, pp. 459–486, IEEE.Google Scholar
  103. [103]
    T. Reimann, F. Krummenacher, and M. Declercq, “High Speed BiCMOS Current Mode Differential Track-and-Hold Circuit”, Electron. Lett., Vol. 30, No. 21, pp. 1730–1732, Oct. 1994.CrossRefGoogle Scholar
  104. [104]
    D. Lachartre, “Switched-Current Low-Power Fast Adressable Analogue Memory”, Electron. Leu., Vol. 31, No. 21, pp. 1808–1809, Oct. 1995.CrossRefGoogle Scholar
  105. [105]
    X. Hu, “A Switched-Current Sample-and-Hold Circuit”, Proceedings of ISCAS 96, Atlanta, Georgia, Vol. 1, pp. 191–194, May 1996, IEEE.Google Scholar
  106. [106]
    S. Lindfors, K. Halonen, “A Novel Clock Feed-Through Distortion Cancellation Method for SI Circuits”, Proceedings of ISCAS 96, Atlanta, Georgia, Vol. 1, pp. 6164, May 1996, IEEE.Google Scholar
  107. [107]
    I. Mucha, “Ultra Low Voltage Class AB Switched Current Memory Cells based on Floating Gate Transistors”, Analog Integrated Circuits and Signal Processing, Vol. 20, No. 1, pp. 43–62, July 1999.MathSciNetCrossRefGoogle Scholar

Copyright information

© Springer Science+Business Media Dordrecht 2000

Authors and Affiliations

  • Bengt E. Jonsson
    • 1
  1. 1.Ericsson Radio Systems ABStockholmSweden

Personalised recommendations