As discussed in Chapter 3, an effective solution for memory energy reduction is that of replacing a cache with a scratch-pad buffer. In this chapter, we describe a novel memory architecture that fits into the scratch-pad memory paradigm, which explicitly targets embedded systems, because it assumes the knowledge of the distribution of the memory access patterns.
KeywordsCache Memory Memory Array Line Size Sense Amplifier Cache Access
Unable to display preview. Download preview PDF.