Design Methodologies for analog IP
In this chapter a design methodology for analog IP is deduced. After a short reflection on how analog design is performed, the proper terminology is introduced. A definition for analog synthesis is given; requirements and goals complete the definition. An overview is given on recently developed synthesis frameworks like the Amgie framework [PLAS 01a,PLAS 01b] that was used to develop the PDFE front-end presented in Chapter 3. As stated in the previous chapter, synthesis is not a feasible approach for star IP. Therefore a methodology suited for star IP is presented at the end of this chapter on design methodologies. The presented methodology was used to design the high-accuracy current-steering D/A converters, presented in Chapter 4, and the high-speed A/D converter presented in Chapter 5.
KeywordsDesign Methodology Analog Circuit Analog Design Function Block Layout Generation
Unable to display preview. Download preview PDF.