Top-Down Design of Mixed-Mode Systems: Challenges and Solutions

  • Georges G. E. Gielen

Abstract

An overview is presented of the challenges and available solutions in applying top-down design to mixed analog-digital systems. The progress in VLSI technology allows the integration of complex systems on a chip, containing both analog and digital parts. In order to boost the design productivity and guarantee the optimality of such systems while meeting the time to market constraints, a systematic top-down design approach has to be followed with sufficient time and attention paid to system-level architectural design before proceeding to the detailed block design. Also the reuse of macrocells will be unavoidable. System exploration tools will be presented that enable analog-digital co-design and allow to analyze architectural alternatives and trade-offs such as analog-digital partitioning. The crucial elements for analog high-level design (analog behavioral models and power estimators) will then be described in detail. Finally, an overview is given of current techniques for analog circuit synthesis and for mixed-signal layout assembly. Clearly, a top-down approach will be unavoidable for designing future complex systems, but also the remaining challenges to be solved for will be highlighted.

Keywords

Behavioral Model Analog Circuit Analog Block Analog Integrate Circuit Design Hierarchy 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. [1]
    Semiconductor Industry Association (SIA), “The national technology roadmap for semiconductors,” 1994.Google Scholar
  2. [2]
    “Virtual Socket Interface Architecture Document,” version 1.0, VSI Alliance, 1997.Google Scholar
  3. [3]
    L.R. Carley, G. Gielen, R. Rutenbar, W. Sansen, “Synthesis tools for mixed-signal ICs: progress on frontend and backend strategies,” proceedings ACM/IEEE Design Automation Conference (DAC), pp. 298-303, 1996.Google Scholar
  4. [4]
    S. Donnay et al., “Using top-down CAD tools for mixed analog/digital ASICs: a practical design case,” Kluwer International Journal on Analog Integrated Circuits and Signal Processing, Special Issue on Modeling and Simulation of Mixed Analog-Digital Systems, Vol. 10, pp. 101–117, June–July 1996.Google Scholar
  5. [5]
    R. Harjani, R. Rutenbar, L.R. Carley, “OASYS: a framework for analog circuit synthesis,” IEEE Transactions on Computer-Aided Design, Vol. 8, No. 12, pp. 1247–1265, December 1989.CrossRefGoogle Scholar
  6. [6]
    H. Chang et. al., “A top-down, constraint-driven design methodology for analog integrated circuits,” Kluwer Academic Publishers, 1997.Google Scholar
  7. [7]
    G. Gielen et al., “An analog module generator for mixed analog/digital ASIC design,” John Wiley International Journal of Circuit Theory and Applications, Vol. 23, pp. 269–283, July–August 1995.CrossRefGoogle Scholar
  8. [8]
    M. Degrauwe et al., “IDAC: an interactive design tool for analog CMOS circuits,” IEEE Journal of Solid-State Circuits, Vol. 22, No. 6, pp. 1106–1115, December 1987.CrossRefGoogle Scholar
  9. [9]
    S. Donnay, G. Gielen, W. Sansen, “High-level power minimization of analog sensor interface architectures,” Integrated Computer-Aided Engineering, 1998.Google Scholar
  10. [10]
    E. Ochotta, R. Rutenbar, L.R. Carley, “Synthesis of high-performance analog circuits in ASTRX/OBLX,” IEEE Transactions on Computer-Aided Design, Vol. 15, No. 3, pp. 273–294, March 1996.CrossRefGoogle Scholar
  11. [11]
    F. Medeiro, B. Pérez-Verdú, A. Rodriguez-Vázquez, J. Huertas, “A vertically-integrated tool for automated design of ∑Δ modulators,” IEEE Journal of Solid-State Circuits, Vol. 30, No. 7, pp. 762–772, July 1995.CrossRefGoogle Scholar
  12. [12]
    J. Crols, S. Donnay, M. Steyaert, G. Gielen, “A high-level design and optimization tool for analog RF receiver front-ends,” proceedings International Conference on Computer-Aided Design (ICCAD), pp. 550-553, 1995.Google Scholar
  13. [13]
    S. Donnay, G. Gielen, W. Sansen, “High-level analog/digital partitioning in low-power signal processing applications,” proceedings 7th international workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS), pp. 47-56, 1997.Google Scholar
  14. [14]
    J. Vandenbussche, G. Van der Plas, G. Gielen, M. Steyaert, W. Sansen, “Behavioral model for D/A converters as VSI Virtual Components,” proceedings Custom Integrated Circuits Conference, May 1998.Google Scholar
  15. [15]
    J. Vandenbussche, P. Lemmerling, J. Suykens, G. Gielen, “Behavioral modeling of analog circuits using neural networks,” proceedings international workshop on Behavioral Modeling And Simulation (BMAS), pp. 1-8, October 1997.Google Scholar
  16. [16]
    C. Borchers, L. Hedrich, E. Barke, “Equation-based behavioral model generation for nonlinear analog circuits,” proceedings Design Automation Conference (DAC), pp. 236-239, 1996.Google Scholar
  17. [17]
    G. Van der Plas, J. Vandenbussche, G. Gielen, W. Sansen, “EsteMate: a tool for automated power and area estimation in analog top-down design and synthesis,” proceedings Custom Integrated Circuits Conference (CICC), pp. 139-142, 1997.Google Scholar
  18. [18]
    P. Veselinovic et al., “A flexible topology selection program as part of an analog synthesis system,” proceedings European Design & Test Conference (ED&TC), pp. 119-123, 1995.Google Scholar
  19. [19]
    R. Harjani, J. Shao, “Feasibility and performance region modeling of analog and digital circuits,” Kluwer International Journal on Analog Integrated Circuits and Signal Processing, Vol. 10, No. 1, pp. 23–43, January 1996.CrossRefGoogle Scholar
  20. [20]
    Koen Lampaert, Georges Gielen, Willy Sansen, “Analog layout generation for performance and manufacturability,” Kluwer Academic Publishers, 1998.Google Scholar
  21. [21]
    S. Mitra, R. Rutenbar, L. Carley, D. Allstot, “Substrate-aware mixed-signal macrocell placement in WRIGHT,” IEEE Journal of Solid-State Circuits, Vol. 30, No. 3, pp. 269–278, March 1995.CrossRefGoogle Scholar
  22. [22]
    E. Malavasi, E. Felt, E. Charbon, A. Sangiovanni-Vincentelli, “Automation of IC layout with analog constraints,” IEEE Transactions on Computer-Aided Design, Vol. 15, No. 8, pp. 923–942, August 1996.CrossRefGoogle Scholar
  23. [23]
    J. Cohn, D. Garrod, R. Rutenbar, L. Carley, “Analog device-level layout automation,” Kluwer Academic Publishers, 1994.Google Scholar
  24. [24]
    G. Van der Plas, J. Vandenbussche, G. Gielen, W. Sansen, “Mondriaan: a tool for automated layout synthesis of array-type analog blocks,” proceedings Custom Integrated Circuits Conference (CICC), May 1998.Google Scholar
  25. [25]
    S. Mitra, S. Nag, R. Rutenbar, L. Carley, “System-level routing of mixed-signal ASICs in WREN,” International Conference on Computer-Aided Design (ICCAD), November 1992.Google Scholar
  26. [26]
    B. Stanisic, N. Verghese, R. Rutenbar, L. Carley, D. Allstot, “Addressing substrate coupling in mixed-mode ICs: simulation and power distribution synthesis,” IEEE Journal of Solid-State Circuits, Vol. 29, No. 3, March 1994.Google Scholar
  27. [27]
    N. Verghese, D. Allstot, T. Schmerbeck, “Simulation techniques and solutions for mixed-signal integrated circuits,” Kluwer Academic Publishers, 1995.Google Scholar
  28. [28]
    R. Gharpurey, R. Meyer, “Modeling and analysis of substrate coupling in integrated circuits,” IEEE Journal of Solid-State Circuits, Vol. 31, No.3, pp 344–353, March 1996.CrossRefGoogle Scholar

Copyright information

© Springer Science+Business Media Dordrecht 1999

Authors and Affiliations

  • Georges G. E. Gielen
    • 1
  1. 1.Katholieke Universiteit Leuven, ESAT-MICASLeuvenBelgium

Personalised recommendations