Introduction

  • Joris van den Hurk
  • Jochen Jess
Chapter

Abstract

Four fundamental observations led Charles R. Darwin (1809 – 1882) to the definition of the theory of evolution (in: “On the origin of species by means of natural selection, or the preservation of favoured races in the struggle for life”, 1860, [9]):
  • individuals within species exhibit variations in all characteristics and properties

  • for all organisms, the number of reproductive cells yielded greatly exceeds the number of specimens that eventually grow to maturity

  • the average number of a species remains approximately constant

  • the struggle for existence must therefore result in a high mortality.

Keywords

Design Flow Solid State Circuit Target Architecture System Level Design Hierarchical Design 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. [1]
    J. Bardeen and W.H. Brattain, “The transistor, a semiconductor triode”, Phys. Rev.,vol. 74, pp 230, 1948.CrossRefGoogle Scholar
  2. [2]
    Th. Benner and R. Ernst, “An Approach to Mixed Systems Co-Synthesis”, Proc. Fifth Intern. Workshop on Hardware / Software Codesign,pp. 9–14, Braunschweig, Germany, March 24–26, 1997.Google Scholar
  3. [3]
    J.P. Calvez, O. Pasquier and J. Peckol, “Software Implementation Techniques for HW/SW Embedded Systems”, Proc. Fifth Intern. Workshop on Hardware /Software Codesign,pp. 49–53, Braunschweig, Germany, March 24–26, 1997.Google Scholar
  4. [4]
    R. Camposano and W. Rosenstiel, “Synthesizing circuits from behavioural descriptions”, IEEE Trans. on Computer Aided Design,vol. 8, issue 2, pp. 171–180, ISSN 0278–0070, 1989.Google Scholar
  5. [5]
    R. Camposano and W. Wolf (ed.), “High-level VLSI synthesis”, Kluwer Academic Publishers,Norwell USA, ISBN 0–7923–9159–4, 1991.Google Scholar
  6. [6]
    P. Chou and G. Borriello, “Software Architecture Synthesis for Retargetable Real-Time Embedded Systems”, Proc. Fifth Intern. Workshop on Hardware /Software Codesign,pp. 101–105, Braunschweig, Germany, March 24–26, 1997.Google Scholar
  7. [7]
    W.P.G. Crooijmans, “From Algorithm to VLSI for HDTV”, IEEE Trans. on Consumer Electronics,vol. 37, no. 4, pp. 933–936, November 1991.CrossRefGoogle Scholar
  8. [8]
    K. Danckaert, F. Catthoor and H. de Man, “System Level Memory Optimization for Hardware — Software Co-design”, Proc. Fifth Intern. Workshop on Hardware / Software Codesign,pp. 55–59, Braunschweig, Germany, March 24–26, 1997.Google Scholar
  9. [9]
    C.R. Darwin, “On the origin of species by means of natural selection, or the preservation of favoured races in the struggle for life”, Murray,London, 1860.CrossRefGoogle Scholar
  10. [10]
    C.R. Darwin, “The descent of man, and selection in relation to sex”, Murray,London, 1877.Google Scholar
  11. [11]
    W. Ecker, M. Hofmeister, “The Design Cube — A New Model for VHDL Design flow Representation”, Proc. European VHDL Conf.,pp. 752–757, 1992.Google Scholar
  12. [12]
    C.F. Fey, “Custom LSI / VLSI Chip Design Productivity”, IEEE Journal on Solid State Circuits,vol. SC-20, no. 2, pp. 555–561, April 1985.CrossRefGoogle Scholar
  13. [13]
    C.F. Fey, D.E. Paraskevopoulos, “Studies in LSI Technology Economics II: a Comparison of Product Costs Using MSI, Gate Arrays, Standard Cells, and Full Custom VLSI”, IEEE Journal on Solid State Circuits,vol. SC-21, no. 2, pp. 297–303, April 1986.CrossRefGoogle Scholar
  14. [14]
    C.F. Fey, D.E. Paraskevopoulos, “Studies in LSI Technology Economics IV: Models for Gate Array Design Productivity”, IEEE Journal on Solid State Circuits,vol. SC-24, no. 4, pp. 1085–1091, August 1989.CrossRefGoogle Scholar
  15. [15]
    D. Gajski, R.H. Kuhn, “Guest Editors’ Introduction: New VLSI tools”, IEEE Comput.,vol. 16, no. 12, pp. 11–14, December 1983.CrossRefGoogle Scholar
  16. [16]
    D. Gajski, N. Dutt, A. Wu, S. Lin, “High-Level Synthesis. Introduction to Chip and System Design”, Kluwer Academic Publishers,Norwell MA, USA, 1994.Google Scholar
  17. [17]
    D. Gajski, F. Vahid, S. Narayan and J. Gong, “Specification and Design of Embedded Systems”, Prentice Hall ,Englewood Cliffs NJ, USA, 1994.MATHGoogle Scholar
  18. [18]
    R.K. Gupta, G. De Micheli, “Constrained Software Generation for Hardware — Software Systems”, Proc. Third Intern. Workshop on Hardware / Software Codesign,pp. 56–63, Grenoble, France, Sept. 22–24, 1994.Google Scholar
  19. [19]
    R.K. Gupta, “A Framework for Interactive Analysis of Timing Constraints”, Proc. Fourth Intern. Workshop on Hardware /Software Codesign,pp. 44–51, Pittsburgh, USA, March 18–20, 1996.Google Scholar
  20. [20]
    B.J. Hosticka, W. Brockherde, R. Klinke, R. Kokozinski, “Design Methodology for Analog Monolithic Circuits”, IEEE Trans. on Circuits and Systems,vol. 41, no. 5, pp. 387–394, May 1994.CrossRefGoogle Scholar
  21. [21]
    J.A.A.M. van den Hurk, “Evaluation of the PCALE VLSI Design Flow for HDTV ICs”, Instituut Vervolgopleidingen, Eindhoven University of Technology,The Netherlands, ISBN 90–5282–189–5, April 1992.Google Scholar
  22. [22]
    J.A.A.M. van den Hurk, E.R. Dilling, “System Level Design, a VHDL Based Approach”, Proc. European Design Automation Conf. (EuroDAC),pp. 568–573, Brighton (UK), September 1995.Google Scholar
  23. [23]
    H.S. Juan, N. Holmes, S. Bakshi, D. Gajski, “Top-Down Modelling of RISC Processors in VHDL”, Proc. European Design Automation Conf. (EuroDAC),pp. 454–459, September 1993.Google Scholar
  24. [24]
    C. Karman, “Growth in the Semiconductor Industry”, Proceedings of the Twenty-first Europ. Solid State Circuits Conf. (ESSCIRC),pp. 2–9, Lille (France), September 1995.Google Scholar
  25. [25]
    D.E. Paraskevopoulos, C.F. Fey, “Studies in LSI Technology Economics III: Design Schedules for Application-Specific Integrated Circuits”, IEEE Journal on Solid State Circuits,vol. SC-22, no. 2, pp. 223–229, April 1987.CrossRefGoogle Scholar
  26. [26]
    F.J. Rammig, “A Multilevel Cybernetic Model of the Design Process”, in: W.K. Giloi and B.D. Shriver (Eds.): “Methodologies for Computer System Design”,North Holland, 1985.Google Scholar
  27. [27]
    F.J. Rammig, “Systematischer Entwurf digitaler Systeme”, B.G. Teubner,Stuttgart, Germany, ISBN 3–519–02265–6, 1989.CrossRefGoogle Scholar
  28. [28]
    W. Shockley, “The theory of p-n junction in semiconductors and p-n junction transistor”, Bell Syst. Tech. Journal,vol. 28, pp 435, 1949.Google Scholar
  29. [29]
    L. Stok, “Architectural Synthesis and Optimization of Digital Systems”, Ph. D. Thesis, Eindhoven University of Technology,The Netherlands, ISBN 90–9003966-X, July 1991.Google Scholar
  30. [30]
    S.M. Sze, “Semiconductor devices. Physics and technology”, Wiley & Sons,New York, ISBN 0–471–83704–0, 1985.Google Scholar
  31. [31]
    D.E. Thomas, E.D. Lagnese, R.A. Walker, J.A. Nestor, J.V. Rajan, R.L. Blackburn, “Algorithmic and Register-Transfer Level Synthesis: The System Architect’s Workbench”, Kluwer Academic Publishers,Norwell MA, 1990.CrossRefGoogle Scholar
  32. [32]
    F. Vahid, “Modifying Min-Cut for Hardware and Software Functional Partitioning”, Proc. Fifth Intern. Workshop on Hardware / Software Codesign,pp. 43–48, Braunschweig, Germany, March 24–26, 1997.Google Scholar
  33. [33]
    N.H.E. Weste, K. Eshraghian, “Principles of CMOS VLSI Design”, Addison-Wesley Publishing Company,New York, ISBN 0–201–53376–6, 1992.Google Scholar
  34. [34]
    Status 1995, A Report On The Integrated Circuit Industry, ICE,1995.Google Scholar

Copyright information

© Springer Science+Business Media Dordrecht 1998

Authors and Affiliations

  • Joris van den Hurk
    • 1
  • Jochen Jess
    • 2
  1. 1.Philips Semiconductors B.V.The Netherlands
  2. 2.Eindhoven University of TechnologyThe Netherlands

Personalised recommendations