VHDL Answers to Frequently Asked Questions pp 197-219 | Cite as
Design Verification and Testbench
Chapter
Abstract
Design verification is the process of insuring design correctness. Verification typically encompasses three classes of disciplines:
- 1.
Functional verification during the architectural/RTL design.
- 2.
Regression tests for modified designs as a result of synthesis, design optimization, post-layout, etc.
- 3.
Formal verification during design validation, synthesis, or optimization.
Keywords
Test Vector Formal Verification Direct Memory Access Linear Feedback Shift Register Random Delay
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.
Preview
Unable to display preview. Download preview PDF.
Copyright information
© Springer Science+Business Media New York 1997