Modeling and Simulation of Jitter in Phase-Locked Loops

  • Ken Kundert

Abstract

A methodology is presented for predicting the jitter performance of a PLL using simulation that is both accurate and efficient. The methodology begins by characterizing the noise behavior of the blocks that make up the PLL using transistor-level simulation. For each block, the jitter is extracted and provided as a parameter to behavioral models for inclusion in a high-level simulation of the entire PLL. This approach is efficient enough to be applied to complex systems, such as frequency synthesizers with large divide ratios or fractional-N synthesizers.

Keywords

Phase Noise Charge Pump Flicker Noise Loop Filter Frequency Synthesizer 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. [chang97]
    H. Chang, E. Charbon, U. Choudhury, A. Demir, E. Felt, E. Liu, E. Malavasi, A. Sangiovanni-Vincentelli, and I. Vassiliou. A Top-Down Constraint-Driven Methodology for Analog Integrated Circuits. Kluwer Academic Publishers, 1997.CrossRefGoogle Scholar
  2. [demir94]
    A. Demir, E. Liu, A. Sangiovanni-Vincentelli, and I. Vassiliou. Behavioral simulation techniques for phase/delay-locked systems. Proceedings of the IEEE Custom Integrated Circuits Conference, pp. 453–456, May 1994.Google Scholar
  3. [demir96a]
    A. Demir, E. Liu, and A. Sangiovanni-Vincentelli. Time-domain non-Monte-Carlo noise simulation for nonlinear dynamic circuits with arbitrary excitations. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 15, no. 5, pp. 493–505, May 1996.CrossRefGoogle Scholar
  4. [demir96b]
    A. Demir, A. Sangiovanni-Vincentelli. Simulation and modeling or phase noise in open-loop oscillators. Proceedings of the IEEE Custom Integrated Circuits Conference, pp. 445–456, May 1996.Google Scholar
  5. [demir97]
    Alper Demir. Analysis and Simulation of Noise in Nonlinear Electronic Circuits and Systems. Ph. D. Dissertation. University of California, Berkeley. Spring 1997.MATHCrossRefGoogle Scholar
  6. [gardner79]
    Floyd M. Gardner. Phaselock Techniques. John Wiley & Sons, 1979.Google Scholar
  7. [gray93]
    P. R. Gray and R. G. Meyer. Analysis and Design of Analog Integrated Circuits. J. Wiley & Sons, Third Edition, 1993.Google Scholar
  8. [ovi96]
    Verilog-A Language Reference Manual: Analog Extensions to Verilog-HDL, version 1.0. Open Verilog International, 1996. Available from www.ovi.org.
  9. [telichevesky96a]
    R. Telichevesky, K. Kundert, J. White. Receiver characterization using periodic small-signal analysis. Proceedings of the IEEE Custom Integrated Circuits Conference, May 1996.Google Scholar
  10. [telichevesky96b]
    R. Telichevesky, K. Kundert, J. White. Efficient AC and noise analysis of two-tone RF circuits. Proceedings of the 33rd Design Automation Conference, June 1996.Google Scholar
  11. [vendelin90]
    George D. Vendelin, Anthony M. Pavio, Ulrich L. Rohde. Microwave Circuit Design. J. Wiley & Sons, 1990.Google Scholar

Copyright information

© Springer Science+Business Media Dordrecht 1997

Authors and Affiliations

  • Ken Kundert
    • 1
  1. 1.Cadence Design SystemsSan JoseUSA

Personalised recommendations