CMOS Buffer Amplifiers

  • Rinaldo Castello

Abstract

This paper gives a tutorial presentation on the design of buffer amplifiers in CMOS technology. These are circuits that must drive a load made up of either a large capacitor or a small resistor or both. The core of the paper deals with special purpose buffer amplifiers intended for a specific application most often within a mixed analog/digital system integrated on a single chip. Several architectures for both input class A/B and output push-pull stages are discussed and compared. Issues like quiescent current control, frequency compensation, open loop and closed loop linearity are analysed in detail with the help of many examples.

Keywords

Output Stage Current Mirror Input Stage Compensation Capacitor Buffer Amplifier 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. [1]
    R. Castello and P.R. Gray “A High-Performance Micropower Switched-Capacitor Filter”, IEEE J. Solid-State Circuits, vol. SC-20, December 1985, pp. 1122–1132.Google Scholar
  2. [2]
    M.G. Degrauwe, J. Rijmenants, E. Vittoz, and H. DeMan, “Adaptive Biasing CMOS Amplifiers”, IEEE J. Solid-State Circuits, vol. SC-17, June 1982, pp. 522–528.Google Scholar
  3. [3]
    M.G. Degrauwe and W. Sansen, “Novel Adaptive Biasing Amplifier”, Electron. Lett., vol. 19, no. 3, February 1983, pp. 92–93.CrossRefGoogle Scholar
  4. [4]
    L.G.A. Callawert and W.M.C. Sansen, “Class AB CMOS Amplifiers with High Efficiency”, IEEE J. Solid-State Circuits, vol. SC-25, June 1990, pp. 684–691.Google Scholar
  5. [5]
    B.K. Ahuja, P.R. Gray, W.M. Baxter, and G.T. Uehara, “A programmable CMOS dual channel interface processor for telecommunications applications”, IEEE J. Solid-State Circuits, vol. SC-19, December 1984, pp. 892–899.Google Scholar
  6. [6]
    J.A. Fisher, “A High-Performance CMOS Power Amplifier”, IEEE J. Solid-State Circuits, vol. SC-20, December 1985, pp. 1200–1205.Google Scholar
  7. [7]
    H. Khorramabady, J. Anidjar, and T.R. Peterson, “A Highly-Efficient CMOS Line Driver with 80 dB Linearity for ISDN U-interface Applications”, ISSCC Dig. Tech. Papers, February 1992, pp. 192–193.Google Scholar
  8. [8]
    R. Castello, F. Lari, L. Tomasini, and M. Siligoni, “100 V High Performance Amplifiers in BCD Technology for SLIC Applications”, European Solid-State Circuits Conference, Grenoble, September 1990, pp. 177–180.Google Scholar
  9. [9]
    K.E. Brehmer and J.B. Wieser, “Large Swing CMOS Power Amplifier” IEEE J. Solid-State Circuits, vol. SC-18, December 1983, pp. 64–69.Google Scholar
  10. [10]
    D. Sanderowicz and G. Nicollini, Private communication.Google Scholar
  11. [11]
    S.L. Wong and C.A.T. Salama, “An Efficient CMOS Buffer for Driving Large Capacitive Loads”, IEEE J. Solid-State Circuits, vol. SC-21, June 1986, pp. 464–469.Google Scholar
  12. [12]
    M.D. Pardoen and M.G.R. Degrauwe, “A Rail-to-Rail Input/Output CMOS Power Amplifier”, IEEE Custom Integrated Circuits Conference, 1989, pp.25.5.1–25. 5. 4.Google Scholar
  13. [13]
    R. Castello, G. Nicollini, and P. Monguzzi, “A High-Linearity 50-W CMOS Differential Driver Output Stage”, IEEE J. Solid-State Circuits, vol. SC-24, December 1991, pp. 1809–1816.Google Scholar
  14. [14]
    J.N. Babanezhad, “A Rail-to-Rail CMOS Op Amp”, IEEE J. Solid-State Circuits, vol. SC-23, December 1988, pp. 1414–1417.Google Scholar
  15. [15]
    F.N.L. Op’t Eynde, P.F.M. Ampe, L. Verdeyen, and W.M.C. Sansen, “A CMOS Large-Swing Low-Distortion Three-Stage Class AB Power Amplifier”, IEEE J. Solid-State Circuits, vol. SC-25, February 1990, pp. 265–273.Google Scholar
  16. [16]
    P.R. Gray and R.G. Meyer, “MOS Operational Amplifier Design–A Tutorial Overview”, IEEE J. Solid-State Circuits, vol. SC-17, December 1982, pp. 969–982.Google Scholar
  17. [17]
    J.E. Solomon “The monolithic op amp: a tutorial study” IEEE J. Solid-State Circuits, vol. SC-9, December 1974, pp. 314–332.Google Scholar
  18. [18]
    R.D. Jolly and R.H. Mc Charles “A Low-Noise Amplifier for Switched-Capacitor Filters”, IEEE J. Solid-State Circuits, vol. SC-17, no. 6, December 1982, pp. 1192–1194.CrossRefGoogle Scholar
  19. [19]
    B.K. Ahuja, “An Improved Frequency Compensation Technique for CMOS Operational Amplifiers”, IEEE J. Solid-State Circuits, vol. SC-18, no. 6, December 1983, pp. 629–633.Google Scholar
  20. [20]
    D.M. Monticelli, “A Quad CMOS Single-Supply Op Amp with Rail-to-Rail Output Swing”, IEEE J. Solid-State Circuits, vol. SC-21, December 1986, pp. 1026–1034.Google Scholar
  21. [21]
    J.H. Huij sing and D. Linebarger, “Low-Voltage Operational Amplifier with Rail-to-Rail Input and Output Ranges”, IEEE J. Solid-State Circuits, vol. SC-20, December 1985, pp. 1144–1150.Google Scholar
  22. [22]
    B.Y. Kamath, R.G. Meyer, and P.R. Gray, “Relationship between Frequency Response and Settling Time of Operational Amplifier”, IEEE J. Solid-State Circuits, vol. SC-9, December 1974, pp. 347–352.Google Scholar
  23. [23]
    R.G.H. Eschauzier, L.P.T. Kerklaan, and J.H. Huijsing, “A 100 MHz 100 dB Operational Amplifier with Multipath Nested Miller Compensation Structure”, ISSCC Dig. Tech. Papers, February 1992, pp. 196–197.Google Scholar

Copyright information

© Springer Science+Business Media Dordrecht 1993

Authors and Affiliations

  • Rinaldo Castello
    • 1
  1. 1.Dipartimento di ElettronicaUniversità di PaviaPaviaItaly

Personalised recommendations