A set of tools for VHDL design
Prolog is uniquely suited to be an implementation language for electronic circuit design tools. Its strength in language processing and basis in logic make it a perfect environment for manipulating the formal languages used to describe logical systems. Furthermore, language-oriented design, in which the hardware designer writes, compiles, and tests textual hardware descriptions has become increasingly important. Prolog meets this need for a powerful, language-oriented, software development environment.
KeywordsLogic Program Language Specification Logic Synthesis Node Identifier Software Development Environment
Unable to display preview. Download preview PDF.
- [Brayton], Robert Brayton, et. al. Logic Minimization Algorithms for VLSI Synthesis, Kluwer Academic Publishers, 1984Google Scholar
- [Clocksin], W.F. Clocksin, “Logic Programming and Digital Circuit Analysis”, The Journal of Logic Programming, 1987:4:59,82, March 1987.Google Scholar
- [Lipsett]Lipsett et al., VHDL: Hardware Description and Design, Kluwer Academic Press, 1989Google Scholar
- [OKeefe]Richard A. O'Keefe, The Craft of Prolog, 1990 MIT Press.Google Scholar
- [Rein90a]“AUNT: A Universal Netlist Translator”, Journal of Logic Programming, 1990:8:5–19 North Holland.Google Scholar
- [Rein90b]PREDITOR: A Prolog-based VLSI editor, chapter three in “The Practice of Prolog”, Leon Sterling, Editor. November 1990, MIT Press.Google Scholar
- [Warren]D.H.D. Warren, “Logic Programming and Compiler Writing”, Software-Practice and Experience, Vol 10, Number 2, pp 97–125, 1980, John Wiley and Sons, Ltd.Google Scholar