Skip to main content
SpringerLink
Log in

Design of PWM Triggered SEPIC Converter Using Zero-Voltage Zero-Current Switching

  • Conference paper
  • First Online:
Cognitive Informatics and Soft Computing

Part of the book series: Advances in Intelligent Systems and Computing ((AISC,volume 1040))

  • 607 Accesses

Abstract

This paper presents the design, simulation and fabrication of single-ended primary-inductance converter (SEPIC) model and analyzes the results of implementation of zero-voltage and zero-current switching (ZV-ZCS). ZV-ZCS SEPIC converter has been simulated in MATLAB in buck as well as boost mode. A fabricated model of the SEPIC converter has been designed to be operated in ZV-ZCS mode. This converter has been designed with an aim of reducing power losses during switching of higher frequency devices, such that the overall efficiency of the system can be improved.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 169.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 219.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. Arunkumar, G., Elangovan, D., Patra, J.K., Tania, H.M., James, C., Vats, S.: A solar based SEPIC converter for street lighting application. In: 2016 International Conference on Computation of Power, Energy Information and Communication (ICCPEIC), Apr 2016, pp. 482–486. IEEE

    Google Scholar 

  2. De Freitas, L.C., Gomes, P.C.: A high-power high-frequency ZCS-ZVS-PWM buck converter using a feedback resonant circuit. In: Proceedings of IEEE Power Electronics Specialist Conference-PESC’93, June 1993, pp. 330–336. IEEE

    Google Scholar 

  3. Lee, F.C.: High-frequency quasi-resonant converter technologies. Proc. IEEE 76(4), 377–390 (1988)

    Article  Google Scholar 

  4. Wang, K., Hua, G., Lee, F.C.: Analysis, design and experimental results of ZCS-PWM boost converters. In: Proceeding of the International Power Electronics Conference, Jan 1995

    Google Scholar 

  5. Panda, A.K., Aroul, K.: A novel technique to reduce the switching losses in a synchronous buck converter. In: 2006 International Conference on Power Electronic, Drives and Energy Systems, Dec 2006, pp. 1–5. IEEE

    Google Scholar 

  6. Cory, M.: Conventional and Zvt Synchronous Buck Converter Design, Analysis, and Measurement (2010)

    Google Scholar 

  7. Biswas, R.: Active power filter based on interleaved buck converter (Doctoral dissertation) (2013)

    Google Scholar 

  8. Lakshmi, D., Zabiullah, S., Venu Gopal, D.: Improved step down conversion in interleaved buck converter and low switching losses. Int. J. Eng. Sci. 4, 15–24 (2014)

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Electrical and Electronics Department, Sikkim Manipal Institute of Technology, Rangpo, India

    Sagar Pradhan, Dibyadeep Bhattacharya & Moumi Pandit

Authors
  1. Sagar Pradhan
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Dibyadeep Bhattacharya
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Moumi Pandit
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Moumi Pandit .

Editor information

Editors and Affiliations

  1. School of Computer Engineering, Kalinga Institute of Industrial Technology (KIIT) Deemed to be University, Bhubaneswar, Odisha, India

    Pradeep Kumar Mallick

  2. Faculty of Engineering, Aurel Vlaicu University of Arad, Arad, Romania

    Valentina Emilia Balas

  3. Department of Electrical and Electronics Engineering, Sikkim Manipal Institute of Technology, Sikkim Manipal University, Rangpo, India

    Akash Kumar Bhoi

  4. Division of Information and Communication, Baekseok University, Cheonan-si, Ch’ungch’ong-namdo, Korea (Republic of)

    Gyoo-Soo Chae

Rights and permissions

Reprints and permissions

Copyright information

© 2020 Springer Nature Singapore Pte Ltd.

About this paper

Check for updates. Verify currency and authenticity via CrossMark

Cite this paper

Pradhan, S., Bhattacharya, D., Pandit, M. (2020). Design of PWM Triggered SEPIC Converter Using Zero-Voltage Zero-Current Switching. In: Mallick, P., Balas, V., Bhoi, A., Chae, GS. (eds) Cognitive Informatics and Soft Computing. Advances in Intelligent Systems and Computing, vol 1040. Springer, Singapore. https://doi.org/10.1007/978-981-15-1451-7_55

Download citation

Publish with us

Policies and ethics

Search

Navigation