Abstract
Pulsed latches are the most important storage elements used in many VLSI circuits, due to their low area and power consumption. The pulsed latch circuit consists of a pulse generation circuit, which generates a pulsed clock signal and is given to its corresponding latches. Among different latches namely Modified Hybrid Pulsed Latch (MHLFF), Transmission Gate Pulsed Latch (TGPL), and Static Differential Pulsed Latch (SSASPL), the SSASPL has low power and delay and is used in all designs. The traditional pulse generation circuit used for the generation of the pulsed clock signal does not work well under different process, voltage and temperature (PVT) variations, so the reliability level is very less for these circuits. To enhance the reliability, two novel design approaches namely Header switch based pulsed latch (PL_SW) and MUX-based pulsed latch (PL_MUX) are designed and compared with the traditional pulsed latch in TANNER EDA tool using 180 nm technology.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsReferences
Chinnery D, Keutzer K (2002) Closing the Gap between ASIC & Custom: tools and techniques for high-performance ASIC Design. Kluwer, Norwell
Stojanovic V, Oklobdzija V (1999) Comparative analysis of master-slave latches and flip-flops for high-performance and low-power systems. IEEE J Solid-State Circuits 34(4):536–548
Baumann T et al (2007) Performance improvement of embedded low-power microprocessor cores by selective flip flop replacement. In: Proceedings of 33rd European solid state circuits conference (ESSCIRC), Sept 2007, pp 308–311
Paik S, Nam G-J, Shin Y (2011) Implementation of pulsed-latch and pulsed-register circuits to minimize clocking power. In: Proceedings of IEEE/ACM international conference on computer-aided design (ICCAD), Nov 2011, pp 640–646
Kousalya S, Sagar GVR (2015) Low power pulsed triggered flip-flop design with conditional pulse enhancement method. IOSR J VLSI Signal Process (IOSR-JVSP) 5(4):49–56
Partovi H et al (1996) Flow-through latch and edge-triggered flip-flop hybrid elements. In: IEEE international solid-state circuits conference (ISSCC), Digest of technical papers, Feb 1996, pp 138–139
Elsharkasy WM, Khajeh A, Eltawil AM, Kurdahi FJ (2017) Reliability enhancement of low-power sequential circuits using reconfigurable pulsed latches. IEEE Trans Circuits Syst 64(7)
Yang B-D (2015) Low-power and area-efficient shift register using pulsed latches. IEEE Trans Circuits Syst 62(6)
Keerthi B, Ragini K (2018) Design of a low power and high speed 512-bit shift register using static differential sense amplifier shared pulsed latch circuit. IOSR J VLSI Signal Process (IOSR-JVSP) 8(2):38–43
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2019 Springer Nature Singapore Pte Ltd.
About this paper
Cite this paper
Keerthi, B., Ragini, K. (2019). Design of a Highly Reliable and Reconfigurable Pulsed Latch Circuits. In: Saini, H., Singh, R., Kumar, G., Rather, G., Santhi, K. (eds) Innovations in Electronics and Communication Engineering. Lecture Notes in Networks and Systems, vol 65. Springer, Singapore. https://doi.org/10.1007/978-981-13-3765-9_34
Download citation
DOI: https://doi.org/10.1007/978-981-13-3765-9_34
Published:
Publisher Name: Springer, Singapore
Print ISBN: 978-981-13-3764-2
Online ISBN: 978-981-13-3765-9
eBook Packages: EngineeringEngineering (R0)