Abstract
Many digital circuit’s functionality is strongly dependant on high speed data exchange between data source and sink elements. In order to alleviate the main processor’s work, it is usually interesting to isolate high speed data exchange from all other control tasks. A generic architecture, based on configurable cores, has been achieved for slave circuits controlled by an external host and with extensive data exchange requirements. Design reuse has been improved by means of a software application that helps on configuration and simulation tasks. Two applications implemented on FPGA technology are presented to validate the proposed architecture.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Cesrio, W., Baghdadi, A.: Component-Based Design Approach for Multicore SoCs. Design Automation Conference. In: Proceedings of the 39th conference, New Orleans, Louisiana (2002)
Bergamaschi, R., Lee, W.: Designing Systems on Chip Using Cores. Design Automation Conference. In: Proceedings of the 37th conference (2000)
Gupta, R., Zorian, Y.: Introducing core-based system design. IEEE Design and Test of Computers, pp. 15–25 (October-December 1997)
Xilinx Design Reuse Methodology for ASIC and FPGA Designers, http://www.xilinx.com/ipcenter/designreuse/docs/Xilinx-Design-Reuse-Methodology.pdf
Bursky, D.: Core-based design leads the way to flexible system solutions. Electronic Design (May 1997)
Balarin, F.: Hardware-Software Co-design of Embedded Systems: The POLIS approach. Kluwer Academic Press, Dordrecht (1997)
The Connect, T.M.: Bus Architecture, http://www-3.ibm.com/chips/techlib/techlib.nsf/productfamilies/CoreConnect-Bus-Architecture
Wishbone System-on-Chip (SoC) Interconnection Architecture for Portable IP Cores (rev. B.2), Silicore Corporation, Corcoran (USA) (October 2001)
Gleerup, T.: Memory Architecture for Efficient Utilization of SDRAM: A Case Study of the Computation/Memory Access Trade Off. In: Int’l Workshop on Hardware-software Codesign, pp. 51–55 (2000)
Quinnell, R.: Development tool suits core-based design. Electronic Design (August 1996)
Chakrabarty, K.: Optimal test access architectures for system-on-a-chip. Transactions on Design Automation of Electronic Systems, 26–49 (January 2001)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2003 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Bidarte, U., Astarloa, A., Zuloaga, A., Jimenez, J., Martínez de Alegría, I. (2003). Core-Based Reusable Architecture for Slave Circuits with Extensive Data Exchange Requirements. In: Y. K. Cheung, P., Constantinides, G.A. (eds) Field Programmable Logic and Application. FPL 2003. Lecture Notes in Computer Science, vol 2778. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-45234-8_49
Download citation
DOI: https://doi.org/10.1007/978-3-540-45234-8_49
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-40822-2
Online ISBN: 978-3-540-45234-8
eBook Packages: Springer Book Archive